OM

Sujal N. Patel ([redacted])
9574234622
ECE
PM1(B)
ACE

L.C.E

Dr. Chakrapani

Advanced Books	Text Books
① Samuel C. Lee	① Morris Mano.
② Kohavi	② Tocci & Woolmer.
③ Bogart	③ R.P. Jain

Digital Electronics

* Basic Topics

① Logic gates

② Number System

③ Complementary Number representation and Binary Number.

④ Binary codes.

⑤ Boolean Algebra.

⑥ k-maps.

D: 23/6/2013

✡ Logic Gate:

→ AND, OR, NAND, NOR, Ex-OR, Ex-NOR gates.

→ NAND & NOR are Universal gates.

① Equivalance | coincidence gate
⇒ Ex-NOR gate



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

$Y = A \odot B$

$\therefore Y = \bar{A}\cdot\bar{B} + A\cdot B$

② Staircase Connection :-
⇒ Ex-OR gate Logic

→



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$Y = A \oplus B$

$Y = \bar{A}\cdot B + \bar{B}\cdot A$

③

(a)



$\bar{A} \odot B = A \oplus B$

(b)



$\bar{A} \oplus \bar{B} = A \oplus B$

→ $A \oplus \bar{B} = A \odot B$.

④ Min no of gates

	NAND	NOR
Ex-OR	④	5
EX-NOR	5	④

⑤



Control 'x' = 1

If $x = 1 \rightarrow Y = \bar{A}$ (Inverter)

$x = 0 \rightarrow Y = A$ (Buffer).

NOTE: FOR X-NOR it reverse.

⑥



$1 \oplus 1 \oplus 1 \oplus 0 \oplus 0 = 1$



↓

$1 \odot 1 \odot 1 \odot 0 \odot 0 = 1$.

NOTE:

→ Ex-OR output = 1 if Input has odd no of 1's

→ Ex-NOR output = 1 if Input has Even no. of 0's.

→ Ex-NOR = Ex-OR if no. of Input Variables are odd.

E.g. = $A \oplus B \oplus C = A \odot B \odot C$.

→ $\boxed{\text{Ex-NOR} = \overline{\text{Ex-OR}}}$ if no. of Input Variables are even.

E.g. : $A \odot B \odot C \odot D = \overline{A \oplus B \oplus C \oplus D}$

(7) Bubbled gates (Negative gates)

(a) Bubbled OR gate = NAND gate



(b) Bubbled AND gate = NOR gate



(c) Bubbled Ex-OR = Ex-OR gate



⑧ Venn diagrams:

→ **NOTE:**





$F = \bar{A}\cdot\bar{B} + A\cdot B$

$F = A \odot B$ → Ex-NOR gate

⑨

ⓐ 

⇒ $F = A\cdot B$. AND

ⓑ 

⇒ $F = A + B$. OR

* ⓒ 

⇒ $F = \bar{A}B + A\bar{B}$ Ex-OR

F = Ex-OR gate.

(1) Positive Logic



Negative Logic



e.g. ECL Logic

⇒ '0' = −1.8

'1' = −0.8

→ Positive Logic.

NOTE: In negative logic, more negative value treated as logic '1' state. e.g. −1.8 → Logic '1'
−0.8 → Logic '0'.

Ex-1 @ If A·B=0 ; Ex-OR gate behaves as ____ logic gates?

→ A·B=0

⇒ A=0, B=1
A=1, B=0
A=0, B=0

A·B=1

A=1, B=1

$\therefore A \oplus B = A\bar{B} + \bar{A}B = \overline{AB + \bar{A}\bar{B}}$

$= \overline{0 + \bar{A}\bar{B}}$

$= A + B$

= OR gate

Imp NOTE:

In TTL Logic family open input is accepted by the logic gate as '1'

see: Page-133, Q=30 of IES '13 Book ACE Academy.

(b) Find the value of C = ?



↑ Even no. of zeros are required at gate-3 to get F=1.

C = 0.

(c) Find output F = ?



P = P' F = 1.

→ output at even gate is 1 and at odd gate is P'

→ After even no. gates → O/P => 1 } if I/P = 1
After 20 gates → O/P = 1.

if initial condition is reverse that 1 become 0 the it act as a buffer.

NOTE: Open collector TTL will provide wired-AND operation.

for eg.



(2)



Y = $\overline{A+B} \cdot \overline{C+D}$

Ex-2 Determine the Logic represented by the following Ckt.

(a) in +ve Logic.

(b) in -ve logic.

→



A	B	Y	
0	0	0 V	D_1, D_2, D_3 are ON.
+0	+5	+5 V	D_2 ON, D_1 & D_3 are OFF
+5	0	+5 V	D_1 ON, D_2 & D_3 are OFF
+5	+5	+5 V	D_1, D_2 ON, D_3 OFF.

$Y = A + B$ = OR gate.

(c) Positive logic.

+5 V → '1'

0 V → '0'

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

⇒ OR gate.

(b) Negative Logic

+5 → '0'

0 → '1'

A	B	F
1	1	1
1	0	0
0	1	0
0	0	0

⇒ AND gate.

NOTE: (i) +ve logic OR gate = -ve logic AND gate

+ve logic — -ve logic

AND ⟶ OR

OR ⟶ AND

NAND ⟶ NOR

NOR ⟶ NAND

EX-OR ⟶ EX-NOR

EX-NOR ⟶ EX-OR.

(b)



← AND gate

(c)



AND gate

NOTE:

a) Diode pointing outwards ⇒ AND gate

b) Diodes pointing Inwards ⇒ OR gate.

☆ Number Systems: (Positional weighted Number System)

	Base / Radix	
1) Decimal	10	(0, 1, 2, ..., 9)
2) Binary	2	(0, 1).
3) Hexadecimal	16	(0, 1, ..., 8, 9, A, B, C, D, E, F).
4) octal	8	(0, 1, ... 6, 7).

Ex-1 → Digit '6' ⇒ Base ≥ 7.

~~b≤6~~ ⇒ 0, 1, 2, 3, 4, 5, 6

∴ b=7 ⇒ 0, 1, ..., 6.

∴ b=8 ⇒ 0, 1, ..., 6, 7.

→ Digit '9' ⇒ Base ≥ 10.

→ Digit 'E' ⇒ Base ≥ 15.

NOTE: Diode Pointing +ve Logic -ve Logic

→ ← OR AND

← → AND OR

① $1101101.1010_2 = X_{16}$.



Ans: $(6D.A8)_{16}$.

Ex 2 How many bits are required to represent 6728_{10} in binary.

Ans: $2^n > 6728_{10}$

$n = 13$ bits. $2^{12} = 4096$

$2^{13} = 8192$

Ex-3 $6728_{10} \longrightarrow X_2 =$

$\searrow X_{16} \nearrow$

16	6728	
16	420	8
16	26	4
	1	10 (A)
		1

$(1A48)_{16} = (6728)_{10}$

Now, 1 A 4 8

0001 1010 0100 1000

$(6728)_{10} = (0001101001001000)_2$

Ex-3 How many bits are required to represent a 32 digit decimal no. ?

Ans:

$$2^n > 10^{32}$$

$$\therefore n \ln 2 > 32 \ln 10$$

$$n > 32 \left(\frac{\ln 10}{\ln 2}\right).$$

$$n > 106.30 \Rightarrow \boxed{n = 107}$$

Ex-4 Determine the base of the following relations.

(a) $24 + 17 = 40 \Rightarrow$ max digit $= 7$ Hence base ≥ 8.

Let, base $= b$

$$\therefore (2b^1 + 4b^0) + (1b^1 + 7b^0) = (4b^1 + 0).$$

$$\therefore 2b + 4 + b + 7 = 4b.$$

$$\therefore \boxed{b = 11}$$

Note:

$36_8 \xrightarrow{3\times8^1 + 6\times8^0}$

$AF_{16} \xrightarrow{10\times16^1 + 15\times16^0}$ X_{10}

$24_b \xrightarrow{2\times b^1 + 4\times b^0}$

(b) $\sqrt{41} = 5$.

→ Let, Base = b.

$\sqrt{4\times b^1 + 1\times b^0} = 5\times b^0$

$\therefore \quad 4b + 1 = 25$

$4b = 24$

$\therefore$ ~~$b \neq 4$~~, $\boxed{b = 6}$

(c) Roots of $x^2 - 11x + 22 = 0$ are 3 and 6

$b = ?$ Max digit = 6, Base ≥ 7.

Ans:

$$x(x-3)(x-6) = b$$

$$\therefore x^2 - 9x + 18$$

let, roots are $x_1 = 3$, $x_2 = 6$.

$$\therefore \quad x_1 + x_2 = -b/a.$$

$$3_{base} + 6_{base} = -\frac{(-11)}{1} = 11_{base}$$

$$\therefore \quad (3 \times base^0) + (6 \times base^0) = (base + 1)$$

$$\therefore \quad 3 + 6 = base + 1$$

$$\boxed{base = 8}$$

(OR)

$$x_1 \cdot x_2 = c/a.$$

$$\therefore \quad 3_{b_1} \times 6_{b_1} = \frac{22}{1} = 22_{b_1}$$

$$\therefore \quad 3 \times 6 = 2b_1 + 2.$$

$$\therefore \quad 18 = 2b_1 + 2$$

$$2b_1 = 16$$

$$\boxed{b_1 = 8}$$

Ex 5 What is the min decimal value of

$11_{C_x} = ?$

max digit C, so base ≥ 13.

Ans: $(x^2 + x + 12x^0)_{10}$ Base ≥ 13.

$= (x^2 + x + 12)_{10}$

min decimal occures when base is minimum

i.e. $b = 13$.

$\therefore \quad = 13^2 + 13 + 12$

$= 194_{10}$.

Ex 6

$$\begin{array}{r} {\scriptstyle 1} \\ 1.2_4 \\ +\ 2.3_4 \\ \hline (10.1)_4 \end{array}$$

$1.(2 \times 4^{-1}) = (1.5)_{10}$

$2.\ 3/4 = (2.75)_{10}$

4.25

$0.25 \times 4 = 1.0$

$= 1$

$10.\left(\frac{2}{4} + \frac{5}{16}\right)$

10.1.

Ex 7

$$\begin{array}{r} {\scriptstyle 3} \\ AB_{\square} \\ +\ 30_{\square} \\ \hline 200 \end{array}$$

$B = 11$

$\square = 13$

24

$A = 10$

$+3$

$+3$

16

$8 \mid 24$

$3 \quad 0$

$8 \mid 16$

$2 \quad 0$

Ex 8 A

b)
$$\begin{array}{r} {\overset{1}{A}}\ B_H \\ +\ 3\ D_H \\ \hline (E8)_{16} \end{array}$$

$B = 11$

$D = 13$

$(24)_{10}$

16	24	8
	1	

$(18)_{16}$

$A = 10$
$+\ 1$
$+\ 3$
14

Ex-8

$$\begin{array}{r} b=1\ {\overset{11}{1}}\ 1_H \\ 2\ D_H \\ -\ A\ E_H \\ \hline -\ 7\ F_H \end{array}$$

$D = 13$

$E = 14.$

$1D_H = 29_{10}$

$-\ E_H = -14_{10}$

$F_H \leftarrow 15_{10}$

$11_{16} \rightarrow 17_{10}$

$\therefore 17 - 10 = 7$

☆ Complemetary Number Representation:

→ $A - B = A + (-B)$

$A - B = A + (\text{Complement of } +B)$.

→ Base = 'r' system

→ $(r-1)$'s Complement $\Rightarrow r^n - r^{-m} - N$

→ r's Complement $\Rightarrow r^n - N$.

∴ N = Given Number.

n = no. of digits in Integer part of N.

m = no. of digits in Fractional part of N.

E.g.: Find 9's Complement of $835.27_{10} = ?$

→ $r = 10$, $N = 835.27$, ← method-1

∴ $n = 3$, $m = 2$.

∴ $10^3 - 10^{-2} - 835.27$

$= 1000 - 0.01 - 835.27$

$= 164.72_{10}$

NOTE:

method:-2 ↙

$$\begin{array}{r} 999.99 \\ -\ 835.27 \\ \hline (164.72)_{10} \end{array}$$

Ex-2 10's Complement $(352)_{11} = ?$

Ans: $(352)_{11}$. $r = 11$.

we have to find $(r-1)$'s Comp.

$\therefore$ $10 - 3 = 7$, $10 - 5 = 5$, $10 - 2 = 8$

Ans: $= (758)_{11}$.

Ex-3 find 2's Comp. of $x = 101101000$

Ans:



Ex-4 $0110_2 - 0001_2$

$6_{10} - 1_{10}$

Ans: 0110_2 + (Complement of 0001).

→ By 1's complement

$$\begin{array}{r} {\scriptstyle 1\ 1} \\ 0110_2 = 6_{10} \\ +\ 1110 \leftarrow \text{1's Complement of } 0001_2 \\ \hline 0100 \\ \text{EAC } \textcircled{1} \\ \hline +1 \\ \hline 0101 = 5_{10} \end{array}$$

→ By 2's Complement.

$$\begin{array}{r} {\scriptstyle 1\ 1} \\ 0110_2 \\ \text{EAC } +\ 1111 \leftarrow \text{2's Comp. of } 0001_2 \\ \hline \cancel{1}\ 0101 = 5_{10} \end{array}$$

EAC = End Around Carry.

↓ EAC is discarded.

D: 24/8/2013

NOTE:

→ EAC doesn't occur when the result is -ve. i.e. Large value is subtracted from a small value.

(*)

1's Comp. term	2's Comp. term.
→ +0 = 0000	→ +0 = 0000
-0 = 1's Comp. of +0	→ -0 = 2's comp. +0
= 1's Comp of 0000	= 2's Comp. 0000
→ -0 = 1111	→ -0 = 0000.

☆ Binary Numbers:

→ 1) Unsigned numbers. ⇒



2) Signed numbers. ⇒



Sign bit

0 → +ve

1 → -ve

⇒ ⓐ signed magnitude form.

ⓑ 1's complement form.

ⓒ 2's complement form.

→ The Positive no. representation in all the above three forms is similar.

⇒ (a) sign magnitude form.

$+5_{10} = 0101$

$-5_{10} = 1101.$

(b) 1's Complement form.

$+5_{10} = 0101$

$-5_{10} =$ 1's comp. of $+5$

$-5_{10} = 1010$

(c) 2's Complement form.

$+5_{10} = 0101$

$-5_{10} =$ 2's Comp. of $+5$.

$-5_{10} = 1011.$

Ex-1 Represent the following no. in 2's complement form:

a) -17_{10} b) -83.375_{10}.

Ans: a) $+17_{10} = \text{XX}010001$ ← for +ve sign.

$-17_{10} =$ 2's comp. of $+17$.

$= 101111$ -- 128 64 32 16 8 4 2 1.

0.5 0.25, 0.125..

b) -83.375_{10}

→ $83.375 =$ ~~0110001~~ 01010001.011

→ -83.375_{10} = 2's Comp. of $+83.375_{10}$

= 2's Comp. 01010011.011

= $(10101100.101)_2$

Ex.2

Determine the decimal value represented by the following signed no.s.

b) XXOX is ~~0101~~

1) Sign mag. no. 1101 is -5_{10}

$-5 = 1101 = 0101 = +5$

(1 → −, 101 → 5; 0 → +, 101 → 5)

2) (a) 2's Comp 01110 is +14

01110

0 → +ve, 1110 → +14

(b) 1's Comp no 01110 is +14

01110

↓

+ve

3) 2's Comp no. 11001 is ⇒ ——— ?

11001

↓

-ve & 2's Comp.

So, 11001

↓

-sign 2's

→ 00111

= −7

-2^4	2^3	2^2	2^1	2^0
1	1	0	0	1

$= -16 + 8 + 1$

$= -7$.

4) 2's Comp. number 1000 is => ___ ?

→ 1000

= -8 + 0 + 0 + 0

= -8.



= -8.

5) 1's Comp. no 10010 is ___ ?

Ans:



= -13

$-(2-1)2^4\ 2^3\ 2^2\ 2^1\ 2^0$

1 0 0 1 0

↓

-15 + 0 + 0 + 2

= -13.

GATE

(1) What is the equivalent 2's Comp. representation of a 2's Comp. no. 1101 is ___ ?

→ 2's Comp. no. → 1101. => -3

=+3.

(A) $101101 \longrightarrow -19_{10}$

*(B) $001101 \rightarrow +13_{10}$

(C) $111101 \longrightarrow -3_{10}$

x (D) $011101 \rightarrow +29_{10}$

111101 2's

= 000010

= -3.

* Sign bit Extension:

→ In 1's & 2's complement form the Sign bit can be extended towards left any no. of times without changing its value.

Consider
E.g. 2's comp. no.



Ex-1 A 2's Comp. no. "$X_4\ X_3\ X_2\ X_1$" is copied into 6-bit register which of the following indicate the value of the register.

(a) $1\ 1\ X_4\ X_3\ X_2\ X_1$.

(b) $X_4\ X_4\ X_4\ X_3\ X_2\ X_1$.

(c) $0\ 0\ X_4\ X_3\ X_2\ X_1$.

(d) None.

* Convert Byte to word (CBW).



2) Convert Word to double word. => (CWD).

16 bit → 32 bit

Ex. 2
⇒ A register contain a 2's comp. no. 10100. if it is devided by 2 find the value of the reg.

Ans:
$$10100$$
$$= -16 + 4 = -12.$$

$$\therefore \frac{-12}{2} = -6.$$

$$\therefore -6 = 2\text{'s Comp. } +6$$
$$= 2\text{'s Comp. } 00110$$
$$= 11010$$

→ method-2:



Ex. 3



(Range of 2's Comp. nos. using 5 bit is exceeded.



	Range of number represents using 'n' bits.
1's Comp. form, sign mag. form	$+(2^{n-1}-1)$ to $-(2^{n-1}-1)$. e.g. $n=5 \rightarrow +15_{10}$ to -15_{10}
2's Comp form	$+(2^{n-1}-1)$ to -2^{n-1}. e.g. $n=5 \Rightarrow +15_{10}$ to -16_{10}

Note: Range of sign mag. form = Range of 1's Comp. form.

☆ Binary Codes:



zero → '0' => 30_H = 0110000_2

'A' => 41_H = 1000001_2

'a' => 61_H = 1100001_2

(1) Alphanumberic Codes.

(2) Numeric Codes.

→

1) Alphanumeric codes → ASCII Code (7 bits; 2^7=128 Alphanumerical)

→ EBCDIC code (8 bit = 2^8 = 256 Alphanumerical)

→ used in IBM Computers.

2) Numeric Codes:

→ BCD (Binary coded Decimals) codes.

- Weighted
  - Natural BCD code
  - Positively
    - → 8 4 2 1 code
    - → 5 4 2 1
    - → 3 3 2 1
    - → 2 4 2 1
  - negatively
    - → 8 4 −2 −1 code.
    - → 6 3 1 −1 code.
  - (Self Complementry Codes, sum of weights = 9)
- Non-weighted codes
  - Gray code (Unit distance code)
  - Excess −3

Decimal Digit	8 4 2 1	Excess-3
0	0 0 0 0	0 0 1 1
1	0 0 0 1	0 1 0 0
2	0 0 1 0	0 1 0 1
3	0 0 1 1	0 1 1 0
4	0 1 0 0	0 1 1 1
5	0 1 0 1	1 0 0 0
6	0 1 1 0	1 0 0 1
7	0 1 1 1	1 0 1 0
8	1 0 0 0	1 0 1 1
9	1 0 0 1	1 1 0 0
Invalid BCD ← 10	1 0 1 0	
← 16	: : : :	
	1 1 1 1	

(1) Self Complementary.

	8421	Ex-3	
3_{10} =	0 0 1 1	0 1 1 0	→ 3_{10}
9's Comp.	~~1's Comp.~~	1's Comp.	
6_{10} =	~~0 0 0 0~~ 0 1 1 0	1 0 0 1	→ 6_{10}

(2) Sequential Codes:

	8421	Ex-3	
3_{10} →	0 0 1 1	0 1 1 0	← 3_{10}
	+ 1	+ 1	
4_{10} →	0 1 0 0	0 1 1 1	← 4_{10}
	+ 1	+ 1	
5_{10} →	0 1 0 1	1 0 0 0	← 5_{10}.

✓ ✓

→ The advantage of Ex-3 code is it is both sequential and self complementary.

→ During BCD addition output is invalid

(1) If the result is greater than 9

(2) If Carry occurs during BCD addition.

E.g. $68_{10} + 58_{10} = 126_{10}$

```
  1 1 1 (1)  → carry = 1 → Invalid
  0 1 1 0  1 0 0 0
+ 0 1 0 1  1 0 0 0
-------------------
  1 1 0 0  0 0 0 0
+ 0 1 1 0  0 1 1 0
-------------------
  1 0 0 1  0 1 1 0
    >9
    ↓
  invalid
```

Ans → $1\,2\,6_{10}$

(2) Find the no. of BCD Correction = ?

@ $174_{10} + 826_{10} = 1000$

```
    1 1   1
  0 0 0 1  0 1 1 1  0 1 0 0
+ 1 0 0 0  0 0 1 0  0 1 1 0
---------------------------
  1 0 0 1  1 0 0 1  1 0 1 0  → >9 ×
+           0 1 1 0
---------------------------
  1 0 0 1  1 0 1 0  0 0 0 0
              ↓ ↓
+           0 1 1 0  0 0 0 0
---------------------------
  1 0 1 0  0 0 0 0  0 0 0 0
+ 0 1 1 0  0 0 0 0  0 0 0 0
---------------------------
  1 0 0 0  0 0 0 0  0 0 0 0
```

So, 3 correction

$1\,0\,0\,0$

$= 1000_{10}$

* Excess-3 Addition

① If Carry occur → Add 3_{10}

② If Carry doesn't occur → Substract 3_{10}.

e.g.



$\Rightarrow 84_{10}$

* Grey Code (Reflected code) (Unit distance code) (cyclic code).

1-bit Gray code $\Longrightarrow$ 2-bit gray code (Reflective property) $\Longrightarrow$ 3-bit gray code (RP)



→ Use of grey code:

✓ ① K-map

✓ ② Shaft encoders

✓ ③ Error correction and detection

✓ ④ Genetic algorithm.

→ Shaft encoders



8 4 2 1

7 → 0 1 1 1

8 → 1 0 0 0

More chance to get error (or) All 4 bit should change

Gray code

0 1 0 0 8 7

↓

1 1 0 0

↓

Less chance to get error or it is unit distance code.

☆ Code Conversion

① Binary to Gray.

$G_4 = B_4$

$G_3 = B_4 \oplus B_3$

$G_2 = B_3 \oplus B_2$

$G_1 = B_2 \oplus B_1$

	B_4	$\oplus$ B_3	$\oplus$ B_2	$\oplus$ B_1
Binary:	1	1	0	1
↓	↓	↓	↓	↓
Gray:	1	0	1	1
	G_4	G_3	G_2	G_1

→ EX-OR → Modulo - 2 Addition

0 + 0 = 0

0 + 1 = 1

1 + 0 = 1

1 + 1 = 0

(2) Gray to Binary.



$B_4 = G_4$

$B_3 = B_4 \oplus G_3$

$B_2 = B_3 \oplus G_2$

$B_1 = B_2 \oplus G_1$

Ex-1 Represent $(743)_8$ in Gray code.

Ans:

$(743)_8$

$\downarrow$

$(\underset{7}{111}\ \underset{4}{100}\ \underset{3}{011})_2$

Now B: 1 1 1 1 0 0 0 1 1

$\downarrow$

G: $(100010010)_2$

$\therefore (743)_8 = 100010010 \leftarrow$ Gray code.

Ex-2 Identify the following code converter.



$Y_4 = X_4$

$Y_3 = X_4 \oplus X_3$

$Y_2 = X_4 \oplus X_3 \oplus X_2$

$Y_3 = X_4 \oplus X_3 \oplus X_2 \oplus X_1.$

& G → B

Ex-3 $b_4\, b_3\, b_2\, b_1$ is a 4-Bit binary no. What is the 2^n of the following eqns.

(1) $b_{11}^{\bullet} = b_1$.

$b_{22}^{\bullet} = b_1 \oplus b_2$.

$b_{33}^{\bullet} = (b_1 + b_2) \oplus b_3$.

$b_{44}^{\bullet} = (b_1 + b_2 + b_3) \oplus b_4$.

b_1	b_2	b_3	b_4
0	1	0	1
0	1	1	0
1	1	1	0
1	0	0	1
1	0	1	0
0	1	1	0

So, Ans is 2's complement.



* Hamming Code (single Error Correcting code):

→ $\boxed{2^k \geq m + k + 1}$

m = no. of message bits.

k = no. of parity bits.

E.g. $\boxed{m=4}$ ⟹ No. of Parity bits $\boxed{k=3}$.

Let, m_1, m_2, m_3, m_4

Let, P_1, P_2, P_3.

001	010	011	100	101	110	111
$2^0=1$	$2^1=2$	3	$2^2=4$	5	6	7
P_1	P_2	m_1	P_3	m_2	m_3	m_4

✓ Choose 'P_1' such that 1, 3, 5, 7 = P_1, m_1, m_2, m_4 has odd parity

✓ Choose 'P_2' such that 2, 3, 6, 7 = P_2, m_1, m_3, m_4 " " "

✓ Choose 'P_3' such that 4, 5, 6, 7 = P_3, m_2, m_3, m_4 has odd parity.

Ex 1 (7,4) Hamming Code with odd parity for the message 1001.

(a)

→ 7 = total no. of bits.

4 = no. of message bits.

1	2	3	4	5	6	7
P_1	P_2	1	P_3	0	0	1

Choose P_1 = $P_1, 1, 0, 1$ should have odd parity ~~→ Cho~~

P_1 1,3,5,7 ⇒ Choose $\boxed{P=1}$

Choose P_2 2,3,6,7 = P_2 1 0 1 " " " "

$\boxed{P_2=1}$

Choose P_3 4,5,6,7 = P_3 0 0 1 " " " "

$\boxed{P_3=0}$

Corrected code: 1 1 1 0 0 0 1

(b) (7,4) code hamming code is received as

1 1 1 0 1 0 1

Ans: 4,5,6,7 ⇒ 0 1 0 1 ⇒ even parity ⇒ $C_3 = 1$ (in error)

2,3,6,7 ⇒ 1,1,0,1 ⇒ odd parity ⇒ $C_2 = 0$

1,3,5,7 ⇒ 1,1,1,1 ⇒ even parity ⇒ $C_1 = 1$. (in error)

i.e. error occured at $C_3 C_2 C_1$ = 101 = 5th position.

Received code = 1 1 1 0 1 0 1 transmitted code

Corrected code = 1 0 0 1 = 1001.

⇒ For Hamming Distance

a) For Correcting 't' errors: Hamming distance $\geq 2t+1$.

b) For detecting 't' errors: Hamming distance $\geq t+1$.

✡ Boolean Algebra :-

⇒

	'AND' Law	'OR' Law
Identity element ⇒	'1'	'0'
	$A \cdot 0 = 0$	$A + \boxed{0} = A$
	$A \cdot \boxed{1} = A$	$A + 1 = 1$.

② Commutative Law:

Dual ↔

$A + B = B + A$.

$A \cdot B = B \cdot A$.

NAND : ↑

$A \uparrow B = B \uparrow A$

Dual ↔

$\therefore \overline{A \cdot B} = \overline{B \cdot A}$

$A \downarrow B = B \downarrow A$

⇒ Inhibition: (/)

⇒ $x/y = x \cdot \bar{y}$

∴

$$A/B \neq B/A$$

$$\therefore A \cdot \bar{B} \neq B \cdot \bar{A}$$

→ 'Inhibition is not Commutative.'

(b) Associative Law:

$$(A+B)+C = A+(B+C)$$

Dual

$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

$$(A \uparrow B) \uparrow C \neq A \uparrow (B \uparrow C)$$

$1 \uparrow 0$

$0 \uparrow 0 = 1$

$1 \uparrow 1 = 0$

→ The NAND and Nor operation are Commutative but (not) Associative.

(c) Consensus Law:

$$A \cdot B + \bar{A} \cdot C + B \cdot C = A \cdot B + \bar{A} \cdot C$$

$$\therefore A \cdot B + \bar{A}C + B \cdot C(A+\bar{A})$$

$$= A \cdot B + \bar{A}C + ABC + AB\bar{C} + \bar{A}BC$$

$$= AB(1+C) + \bar{A}C(1+C)$$

$$= AB + \bar{A}C$$

$$x \cdot y + \bar{y} \cdot z + wvxz = x \cdot y + \bar{y} \cdot z$$

Dual $(A+B) \cdot (\bar{A}+C) \cdot (B+C) = (A+B) \cdot (\bar{A}+C)$.

(4) Distribution Law:

→ $A \cdot (B+C) = AB + AC$.

Dual:

$A + (B \cdot C) = (A+B) \cdot (A+C)$

i) $\bar{X} + X\bar{Y} = (\bar{X}+X)(\bar{X}+\bar{Y})$

$\therefore \boxed{\bar{X} + X\bar{Y} = \bar{X} + \bar{Y}}$

(ii) $AB + \bar{A}BC = (AB + \bar{A}B)(A+C)$.

$= AB + C$.

(5) Transposition Law:

→ $AB + \bar{A}C = (\bar{A}+B)(A+C)$.

$= \bar{A} \cdot A + \bar{A}C + AB + BC$.

$= \bar{A}C + AB + BC$.

$= \bar{A}C + AB$ (∵ Consensus Law).

$=$ L.H.S

→ $\boxed{x \cdot y + \bar{y} \cdot z = (x+\bar{y})(y+z)}$.

⑥ De Morgan's Laws:

→ @ NOR gate = Bubbled AND gate

$$\overline{A+B+C+\cdots} = \bar{A}\cdot\bar{B}\cdot\bar{C}\cdots$$

→ ⓑ NAND gate = Bubbled OR gate.

$$\overline{A\cdot B\cdot C\cdot D\cdots} = \bar{A}+\bar{B}+\bar{C}+\bar{D}+\cdots$$

⑦ Shannon's Law:-

→ To find Complement of a fun 'F'.

(i) Find the Dual of F i.e. 'F_D'.

(ii) Complement all variables.

Ex-1 $F = AB + BC + CA$ then $\bar{F} = \bar{A}\cdot\bar{B} + \bar{B}\cdot\bar{C} + \bar{C}\cdot\bar{A}$

[I / F].

Ans: $F = AB + BC + CA$.

$\therefore \bar{F} = (\bar{A}+\bar{B})\cdot(\bar{B}+\bar{C})\cdot(\bar{C}+\bar{A})$.

$= (\bar{A}\bar{B} + \bar{A}\cdot\bar{C})(\bar{C}+\bar{A})$.

$= \bar{A}\bar{B} + \bar{A}\cdot\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\cdot\bar{C}$.

$= \bar{A}\bar{B} + \bar{A}\cdot\bar{C} +$

i) $F_D = (A+B)\cdot(B+C)\cdot(C+A)$.

(ii) $F = (\bar{A}+\bar{B})(\bar{B}+\bar{C})(\bar{C}+\bar{A})$.

$= (\bar{B} + \bar{A}\bar{C}) \cdot (\bar{C}+\bar{A})$.

$= \bar{B}\bar{C} + \bar{A}\bar{B} + \bar{A}\bar{C} + \bar{A}\bar{C}$.

$\therefore \bar{F} = \bar{A}\bar{B} + \bar{B}\cdot\bar{C} + \bar{C}\cdot\bar{A}$.

✡✡

Ex-2 Simply the following boolian expression to four literals.

① $F = \bar{A}C + \bar{C}D + \bar{B}C + AB$. ⟶ 4 literals.

Note: Literal: variable (or) Complement of variables.

Eg: $F(A, B, C) \Rightarrow A, \bar{A}, B, \bar{B}, C, \bar{C}$.

$F = (\bar{A}+\bar{B})C + \bar{C}D + AB$.

$F = \overline{AB}\cdot C + \bar{C}D + AB$.

$\therefore F = AB + C + \bar{C}D$.

$\boxed{F = AB + C + D}$

Ex-3 Determine the number of two input NAND gates required to implement the following:

Ans: a) $F = (\bar{X}+\bar{Y})(W+Z)$. $\qquad F = \overline{\overline{PW}\cdot\overline{PZ}}$

$\therefore \bar{F} = \overline{(\bar{X}+\bar{Y})\cdot(W+Z)}$.

$= \overline{\bar{X}\bar{Y}}\cdot\overline{WZ}$

4 NAND gate req.

$F = \bar{F}\cdot\overline{X\cdot Y}(W+Z)$.

$\therefore F = \dfrac{\overline{X\cdot Y}W + \overline{X\cdot Y}\cdot Z}{PW + PZ}$ $\qquad P = \overline{X\cdot Y}$

$=$

(b) $F = A + AB + ABC$.

$= A + AB(1+C)$.

$= A + AB$.

$= A(1+B)$

$\therefore \boxed{F = A}$

'0' NAND gates.

$\Rightarrow$ 0 NAND gate is required.

(c) n-input AND gate = ?

NAND gates

$\rightarrow$ 2 i/p AND $\Rightarrow F = \overline{\overline{A \cdot B}} = (2)$

3 i/p AND $\Rightarrow F = ABC$

$= \overline{\overline{AB}\,C} = (3)$

4 i/p AND $\Rightarrow F = \overline{\overline{ABC}\,\overline{D}} = (6)$.

$=$

$\vdots$

n i/p AND $\Rightarrow$ $(2n-2)$ no. of 2 i/p NAND gate req.

Ex-4 Implement Ex-OR gate using minimum no. of (a) NAND gate (b) NOR gate.

Ans:

$\rightarrow A \oplus B = \bar{A} \cdot B + A \cdot \bar{B}$

$= \bar{A} \cdot B + A \cdot \bar{B} + \boxed{A \cdot \bar{A} + B \cdot \bar{B}}$

$= B(\bar{A} + \bar{B}) + A(\bar{A} + \bar{B})$.

$= A \cdot \overline{AB} + B \cdot \overline{AB}$.

$$\overline{\overline{F}} = \overline{\overline{A \cdot \overline{AB} + B \cdot \overline{AB}}}$$

$$\therefore \overline{F} = \overline{\overline{A \cdot \overline{AB}} \cdot \overline{B \cdot \overline{AB}}}$$

→



(b) Using NOR gate:

$$F = A \oplus B$$

$$F = A(\overline{A} + \overline{B}) + B(\overline{A} + \overline{B})$$

$$\therefore \overline{\overline{F}} = \overline{\overline{A(\overline{A} + \overline{B})} + \overline{B(\overline{A} + \overline{B})}}$$

$$\overline{\overline{F}} = \boxed{(\overline{A} + \overline{B})(A + B)}$$

$$= \overline{\overline{(\overline{A} + \overline{B})(A + B)}}$$

$$F = \overline{\overline{\overline{A} + \overline{B}}} + \overline{\overline{A + B}}$$

∴ 5 NOR gate.





→ If Complement of I/P variables are given i.e. $\bar{A}$, $\bar{B}$ are available then only 3 NOR gates are required to implement A ⊕ B.

* X-NOR using min. no. of NOR gate:



* X-NOR using min. no. NAND gates.



* Minterms, Maxterms & Properties.

→ Minterms → Standard Product term.

→ maxterms → Standard Sum term.

⇒ Minterms → 8

m_0 $\bar{A} \cdot \bar{B} \cdot \bar{C}$ (0 0 0)

m_1 $\bar{A} \cdot \bar{B} \cdot C$ (0 0 1)

m_2 $\bar{A} \cdot B \cdot \bar{C}$ (0 1 0)

m_3 $\bar{A} \cdot B \cdot C$

m_4 $A \cdot \bar{B} \cdot \bar{C}$

m_5 $A \cdot \bar{B} \cdot C$

m_6 $A \cdot B \cdot \bar{C}$ (1 1 0)

m_7 $A \cdot B \cdot C$ (1 1 1)

Var = 1
$\overline{Var}$ = 0

Maxterms → 8

M_7 $\bar{A} + \bar{B} + \bar{C}$ (1 1 1)

M_6 $\bar{A} + \bar{B} + C$ (1 1 0)

M_5 $\bar{A} + B + \bar{C}$ (1 0 1)

M_4 $\bar{A} + B + C$ (1 0 0)

M_3 $A + \bar{B} + \bar{C}$ (0 1 1)

M_2 $A + \bar{B} + C$

M_1 $A + B + \bar{C}$

M_0 $A + B + C$ (0 0 0)

Var = 0
$\overline{Var}$ = 1

Ex-1 F (A, B, C, D, E) and find m_{23} = ?, M_{19} = ?

Ans:

$m_{23} = \bar{A} \cdot B \cdot C D E$ (1 0 1 1 1)

$M_{19} = \bar{A} + B + \bar{C} + \bar{D} + \bar{E}$ (1 0 0 1 1)

* Properties:

① n-var Function ⇒ 2^n minterms, 2^n maxterms.

② $M_j = \overline{m_j}$ and vice versa.

③ $m_i^D = M_{(2^n - 1 - i)}$.

D = dual

e.g. $m_3 = \overset{0}{\bar{A}}\,B\,\overset{1}{C'}$

$m_3^D = \overset{1}{\bar{A}} + \overset{0}{B} + \overset{0}{C}$

$\therefore = M_4$

$M_3^D = M_{2^3 - 1 - 3}$.

④ (a) Sum of all minterms = 1 i.e. $\sum_{i=0}^{2^n - 1} m_i = 1$.

(b) Product of all maxterms = 0 i.e. $\prod_{j=0}^{2^n - 1} M_j = 0$.

BEL

Ex-1 How many minterms are present at the o/p of 6 i/p Ex-OR gate: $2^{6-1} = 32$ no. of minterms.

Ans:

$A \oplus B = A \cdot \bar{B} + \bar{A} \cdot B$.

$A \oplus B \oplus \bar{C} \Rightarrow A \bar{B}$

$A \oplus B = m_1 + m_2$ [2 out of 4 minterms].

$\therefore A \oplus B \oplus C = m_1 + m_2 + m_4 + m_7$ [4 out of 8 minterms]

$\therefore$ n-input Ex-OR gate output contains $= \frac{2^n}{2} = 2^{(n-1)}$ no of minterms.

NOTE: Same for X-NOR.

Ex-2 How many boolean f^n's can be formed as using n- boolean variables?

Ans: 'n' Boolean variable ⟶ Boolean functions $= 2^{2^n}$.

⇓

$x = 2^n$ minterms $\nearrow$ $2^x = 2^{2^n}$.

F(A, B)

	AB	F_0	F_1	F_2	F_3	F_{15}
m_0 ←	00	0	0	0	0	1
m_1 ←	01	0	0	0	0	1
m_2 ←	10	0	0	1	1	1
m_3 ←	11	0	1	0		1

(NULL) AND Inhibition (A|B) Transfer Identity.

* Forms of Boolean Functions:

1) a) Sum of Products (SOP) form → DNF

b) Product of Sum (POS) form. → CNF

2) a) Canonical (or) Standard SOP form. (sum of minterms) → DCF

b) Canonical (or) Standard POS form. (Product of max terms) → CCF

- DNF = Disjunctive Normal form
- CNF = Conjunctive normal form.
- DCF = Disjunctive canonical form
- CCF = Conjuctive Canonical form.

Ex-1 $F(A,B,C,D) = \bar{A} + \bar{A}C\bar{D} + \bar{B}C$ to canonical SOP form.
(sum of minterms form)

Ans: ~~$F(A,B,C,D) = \bar{A}B + \bar{A}\bar{B} + \bar{A}BC\bar{D} + \bar{A}\bar{B}C\bar{D} +$~~

$F(A,B,C,D) = \bar{A} + \bar{A}C\bar{D} + \bar{B}C.$

$\bar{A}$ ---

$\bar{A}$ — C $\bar{D}$

$\bar{B}C$

m_0 ← 0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

m_7 0 1 1 1

1 0 1 0 → m_{10}

1 0 1 1 → m_{11}

∴ $F(A,B,C,D) = \sum m(0,1,\ldots 7,10,11)$ ← Can SOP form.

∴ $F(A,B,C,D) = \prod M(8,9,12,13,14,15)$ ← Can POS form.

Ex-2 Convert $F(A,B,C) = A\cdot B + \bar{A}\cdot C$ into Canonical POS form (product of maxterms)

Ans: ~~$F(A,B,C) =$~~ $A + B$ + $\bar{A} + C$

∴ ~~M_0 0 0 0~~ ~~M_4 1 0 0~~

~~M_1 0 0 1~~ ~~M_5 1 0 1~~

∴ SOP

Can SOP → Can POS

POS → Can POS.

$F = A \cdot B + \bar{A} \cdot C$.

$= (A \cdot B) \odot (\bar{A} + C)$.

$F = (\overset{\circ}{A} + \overset{\circ}{C}) \cdot (\overset{\downarrow}{\bar{A}} + \overset{\circ}{B})$

$F = \Pi m (0, 2, 4, 5)$.

	A	B	C
M_0	0	0	0
M_2	0	1	0

	A	B	C
M_4	0	0	
M_5	0	1	

* Two Level Logic:

→ ① SOP form:

$F = AB + CD$

AND - OR Logic ≡ NAND - NAND Logic





② POS - form:

$F = (A+B) \cdot (C+D)$.

OR - AND Logic : ≡ NOR - NOR Logic





* Hybrid Logic.

$F = AB + AC = A \cdot (B + C)$



→ The advantages of two level logic is the propogation for all the input variables is same.

☆ Types of Two Level logic:

→ (1) Degenerative

(2) Non- Degenerative.

① Degenerative.

⇒ There are only one logical operation in o/p, then it is called Degenerative type.

e.g. NAND - NOR Logic



→ The advantages of Degenerative form is the fan-in of the gate is increase.

☆ Karnaugh Maps (Veitch Diagram).

* 3- Variable K-Map:

F(A, B, C)

A \ BC	00	01	11	10
0	0	1	3	2
1	4	5	7	6

octet (group of 8 adj minterms).

↓ x

Quad (group of 4 adj minterms).

↓ x

pair (group of 2 adj minterms.

Q: How many possible ways to get Quad of minterms?

Ans: 6.

* 4- Variable k-map

AB \ CD	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

Possible Quads => 24

Possible octets => 8.

Possible pair => 32

(0, 2, 8, 10) => Quad.

Columns	Rows
1, 2	1, 2
2, 3	2, 3
3, 4	3, 4
4, 1	4, 1

Ex-1 Simplify the following expression using maping.

(a) $F(A,B,C) = \Sigma m(1,4,5,6)$

→



$\therefore F = A\bar{C} + \bar{B}C.$

(b) $F(A,B,C,D) = \Sigma m(0,1,2,4,5,8,9,10,12,14,15).$





(OR)

=



NOTE The simplified expression obtained using K-map is minimal but not unique.

Ex-1 a) $F(A,B,C) = \Sigma m(1,2,4,7)$.

b) $F_1(A,B,C) = \Sigma m(0,3,5,6)$.

Ans: a)



	A	B	C
m_1	0	0	1
m_2	0	1	0
m_4	1	0	0
m_7	1	1	1

$F = A\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$...

$F = \bar{B}(A\bar{C} + \bar{A}C) + A(\bar{B}\bar{C} + BC)$.

$\therefore$ **$F = A \oplus B \oplus C$.**

→ All minterms have odd no. of 1's.

→ All minterms have even no. of 0's.

b) F_1



$F = \Sigma m(1,2,4,7)$

$\bar{F} = \Sigma m(0,3,5,6)$

$\therefore F = \bar{F}$ 1

$\therefore F = A \odot B \oplus C$.

$F_1 = \bar{F}$

$F_1 = \overline{A \oplus B \oplus C} = \bar{A} \odot \overline{B \oplus C}$

i.e., $\bar{z} = A \oplus B$

$= A \odot B$

$\therefore F_1 = \overline{z \oplus C}$

$F_1 = A \odot B \oplus C$. (or)

$F_1 = A \oplus B \ominus C$.

→ minterms doesn't have odd no. zeros and even no. of 1's.

Ex-2 Represent $F = A \oplus B \oplus C \oplus D$ in Sum of minterms (Canonical SOP forms).

Ans:

$F = A \oplus B \oplus C \oplus D$.





Ans: 8

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1



$F = \Sigma m(1, 2, 4, 7, 8, 11, 13, 14)$.

Hint: All above minterms have odd no. of ones.

Ex-3 Simplify the following ~~terms~~: map:



$F = \Sigma m(0, 3, 5, 6, 9, 10, 12, 15)$.

* All minterms contain even no. zeros

So, X-NOR gate.

$\therefore F = A \odot B \odot C \odot D$.

Ex-4 In n-variable k-map a group of 8^m is form. How many literals the resulting minterms.

Ans:

→ 3-var k-map →



F = 1

So, 0 literal

→ 4-var k-map →



F = 0

So, 1 literal.

→ n-var k-mp → there are n-3 literals. require for 8 minterms.

→ for pair → n-1 literals.

→ for quad → n-2 literals.

for octet → n-3 literals.

Ex-5 Determine the simplified pos expression of F where, $F = \sum m(0, 2, 3, 4, 8, 10, 11, 14)$.

Ans: for pos.

$\therefore F = \prod M(1, 5, 6, 7, 9, 12, 13, 15)$.



for max term

0 → var

1 → $\overline{var}$

$F = (\bar{B} + \bar{D}) \cdot (C + \bar{D}) \cdot (\bar{A} + \bar{B} + \bar{C})(A + \bar{B} + \bar{C})$.

* Implicant:

→ (i) Prime Implicant &

(ii) Essential implicant

→ **Implicant:**

→ it is the set of all adjecent minterms.

E.g. octents, pairs.

* Prime implicant:

→ It is an implicant which is not a subset of another implicant.

e.g.

=

(a)



NOT P.I.

(b)



All 4 are prime implicants.

(c)



All are prime implicants.

* Essential Prime Implicants:

→ It is a prime implicant which contains atleast 1 minterms which is not covered by another prime implicant.

e.g.



 ← is non-essential prime implicant and remaining are essential prime implicant.

* Non-Essential Prime Implicants:

1) Redundant P.I (RPI).

→ It is a non-essential prime implicant whose minterms are covered by all essential P.I.

2) Selective prime implicant:

→ It is a non-essential prime implicant whose minterms are covered by atleast one non-essential P.I.

* **Minimal Expression = EPI's + (optional) SPI**

Ex-1 Determine the essential P.I. and minimal expression for the following f^n's.

Ans: ① $F(A,B,C) = \Sigma m(0,1,2,5,6,7)$.



EPI's → Null

RPI's → Null

SPI's → ①, ②, ③, ⑥, ⑤, ⑥, ⑦

(~~store~~

minimal expression = ① ~~or~~ ⑤ + ② + ③

(OR)

= ④ + ⑤ + ⑥.

⑥ $F(A,B,C,D) = \Sigma m(0,1,4,5,6,8,9,10,12,14,15)$ ....



EPI's = ⑤, all except

$\therefore F$ = ① + ② + ③ + ④ + ⑥. + ⑤.

$F = \bar{A}\bar{C} + B\bar{D} + A\bar{D} + \bar{C}\bar{B} + ABC$

✡ Don't Care Condition:

→ In a digital system for a non-occuring i/p, the o/p can be consider as either 0 (or) 1 during its simplification and it is called the don't care condition.

• $F(A,B) = \Sigma m(0,2) + d(3)$.



AB	F
00	1
01	0
10	1
11	[1/0] ← don't care condition.

Ex-1 Design BCD to 9's Comp. of BCD Code converter.

Ans:

9's Comp. BCD.





	BCD				9's Comp. of BCD			
	A	B	C	D	W	X	Y	Z
0	0	0	0	0	1	0	0	1
1	0	0	0	1	1	0	0	0
2	0	0	1	0	0	1	1	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	0	1
5	0	1	0	1	0	1	0	0
6	0	1	1	0	0	0	1	1
7	0	1	1	1	0	0	1	0
8	1	0	0	0	0	0	0	1
9	1	0	0	1	0	0	0	0

(i) for W:



$W = \bar{A}\bar{B}\bar{C}$

(ii) for X:

$X = \Sigma m(2,3,4,5) + d(m)_{1,\cdots 15}$



$X = B\bar{C}$

(iii) $Y = C$

direct from T.T

(iv) $z = \bar{0}$

direct from T-T

*** NOTE:**

→ The purpose of minimization is to reduce the number of logic gates and no. of inputs.

Ex-1 (i) $F_1(A,B,C) = \Sigma m(0,2,3,5,1) + d(1,6,7)$.

(ii) $F_2(A,B,C) = \Sigma m(0,1,2,3,6) + d(4,5,7)$.

Find $F_3 = F_1 + F_2$

$F_4 = F_1 \cdot F_2$.

Ans:

(i) $\Sigma m(0,2,3,5) + d(1,6,7)$.



$F_1 = \bar{A} + C + B$.

(ii) $\Sigma m(0,1,2,3,6) + d(4,5,7)$.



$F_2 = 1$.

$\therefore F_3 = F_1 + F_2 = 1 + (\bar{A}+C) \cdot 1 = 1$

$F_4 = F_1 \cdot F_2 = F_1 \cdot = \bar{A} + C$

(OR)

$1 + d = 1$	$0 \cdot d = 0$
$0 + d = d$	$1 \cdot d = d$
$d + d = d$	$d \cdot d = d$

$F_3 = F_1 + F_2 = \Sigma m(0,1,2,3,5,6) + d(4,7)$

$F_4 = F_1 \cdot F_2 = \Sigma m(4,2,3) + d(1,6,7,5)$

Ex-2 $F_1(A,B,C) = \Sigma m(0,3,5,6) + d(2,4,7)$

$F_2(A,B,C) = \Sigma m(1,2,3,6) + d(0,5,7)$

Ans: $F_3 = F_1 + F_2 = \Sigma m(0,1,2,3,5,6) + d(2,4,7)$

$F_4 = F_1 \cdot F_2 = \Sigma m(3,6) + d(0,2,5,7)$

Ex-3 Determine the waveform at the o/p of the following logic ckt.





Actual o/p.

Ex-2


Vi
A
B
1
2
3
F = ?
20ns
10ns
10ns
t=0
t=10ns


→ A ⇒
t=0
t=100ns
B ⇒
t=20ns
t=120ns
t=20
t=100
t=120
F ⇒
t=0
t=20
t=100
t=120
Actual o/p
⇓
F ⇒
t=40
t=40
t=120
t=140
t=60

Digital circuits

- Combinational Ckt
- Sequential Ckt.



→ Outputs = F (present I/P)

E.g. = Code Converter,
Adders & Subtractor,
Decoder, MUX,
Mag. Comparators, PLA,
∴ ROM



→ Mealy seq. Ckt.

O/P = F (present state, present inputs)

Next state = F (present state, present i/p.)

→ Moore seq Ckt.

O/P = F (present state only)

N.S. = F (present Inputs, present state).

E.g. Shift register, Counters, calculators, MP, PC.

* Arithmatic Combinational Ckt.

(1) Half Adder:



A B	S C
0 0	0 0
0 1	1 0
1 0	1 0
1 1	0 1

$S = \bar{A}B + A\bar{B}$

$S = A \oplus B$.

$C = A \cdot B$.

⇒ Half Adder using NAND Gates.



So, (5) NAND gate required

⇒ Half Adder using NOR gate



So, (5) NOR gate required

(2) Half Subtractor:



A	B	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$D = A \oplus B$

$B = \bar{A} \cdot B$

$B - 1$

$1 \to D$

⇒ Half Subtractor using NAND gate only:



$\overline{B \cdot \overline{AB}}$

$= \bar{B} + AB$

$= A + \bar{B} = \overline{\bar{A} \cdot B}$

⇒ Half Subtractor using NOR gate only.

$A + \overline{A+B} = \overline{A}.(A+B)$

$= \overline{A}B$



(3) Full Adder: (1 bit adder).



A	B	C_i	S	C_{i+1}	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	Carry Propogation
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	Carry Generation
1	1	1	1	1	

$S(A, B, C_i) = \Sigma m(1, 2, 4, 7)$



$S = A \oplus B \oplus C_i$ (or) $A \odot B \odot C_i$

$$C_{i+1} = \Sigma m(3, 5, 6, 7)$$

$$= \bar{A}BC_i + A\bar{B}C_i + AB\bar{C}_i + ABC_i$$

$$= C_i(\bar{A}B + A\bar{B}) + AB.$$

$$\therefore \boxed{C_{i+1} = C_i(A \oplus B) + AB}$$



$$\boxed{C_{i+1} = AB + BC_i + AC_i}$$

NOTE: Full adder

(i) Require 9 NAND gate

(ii) Require 12 NOR gate.

(4) Full Subtractor:

→



A	B	bi	D	bi+1
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

→ $D(A, B, bi) = \Sigma m(1, 2, 4, 7)$.



$$D = A \oplus B \oplus bi \quad (or) \quad A \odot B \odot bi.$$

→ $bi(A, B, bi) = \Sigma m(1, 2, 3, 7)$.

$$b_{i+1} = m_1 + m_2 + m_3 + m_7$$

$$= \bar{A}\bar{B}bi + \bar{A}B\bar{bi} + \bar{A}Bbi + ABbi$$

$$= bi(\bar{A}\bar{B} + AB) + \bar{A}B.$$

$$b_{i+1} = bi(A \odot B) + \bar{A}B.$$



$$\therefore \boxed{b_{i+1} = \bar{A}B + Bbi + \bar{A}bi}$$

NOTE: Full subtractor

(i) Required 9 NAND gate

(ii) Required 12 NOR gate.

Ex-1 Implement Full Adders using HAs and Logic gate:

Ans:



$C_{i+1} = AB + c_i(A \oplus B)$

1 Full adder = 2 Half adder + 1 OR gate

Ex-2 How many HA required to implement the following f^n.s.

$F_1 = \bar{A}C + AB\bar{C} + \bar{B}C.$

$F_2 = A \oplus B \oplus C.$

$F_3 = \bar{A}BC + A\bar{B}C.$

Ans: (i) $F_1 = \bar{A}C + AB\bar{C} + \bar{B}C.$

$= \overline{AB} \cdot C + AB\bar{C}$

$= (A \oplus B) \cdot C \qquad X = \overline{AB}.$

$= \bar{X} \cdot C + X\bar{C}$

$\boxed{F_1 = A \cdot B \oplus C} \rightarrow$

(ii) $\boxed{F_2 = A \oplus B \oplus C.}$

(iii) $\boxed{F_3 = (\bar{A}B + A\bar{B})C = C \cdot (A \oplus B)}$



* Binary Adders:

(1) Parallel binary Adder:

(2) Carry Look Ahead Adder:

(3) Serial Adder.

(1) Parallel binary Adder: (4 bit):

→ IC = 74LS83

→

$$\begin{array}{rcccc} A = & A_4 & A_3 & A_2 & A_1 \\ + & B_4 & B_3 & B_2 & B_1 \\ \hline C_5 & S_4 & S_3 & S_2 & S_1 \end{array}$$

PA, HA (OR), FA

→ 3 FA + 1 HA (OR)

4 FAs

→



Q: How many HA required to implement 4-bit parallel adder?

Ans: 7 HA & 3 OR gate

Q.

→ In a 4 bit parallel binary adder a FA takes 32 ns to produce the sum and 14 ns to produce the carry. Determine

(i) Time required for addition.

(ii) the adition rate of the adder.

Ans: a)

Time required for Addition in N-Bit parallel adder = $T = (N-1)t_c + \max(t_s, t_c)$.

$\Rightarrow T = (4-1)14 + \max(32, 14)$.

$= 42 + 32$

$T = 74\,ns$

b) Addition Rate = $\frac{1}{T} = \frac{1}{74 \times 10^{-9}}$ Hz.

→ This can be used upto 4 bit.

→ Disadvantages:

→ as the size of the Adder increases the Speed operation decreases as the carry has to propogate through all the FAs to overcome this we use Carry Look ahead Adder.

(2) Carry Look Ahead Adders:

→ ⊛ Principle:





→ $C_{i+1} = C_i (A \oplus B) + AB$

$P_i = A \oplus B =$ Propogation of Carry

$G_i = AB =$ Carry Generation

$\therefore C_{i+1} = C_i P_i + G_i$

$\therefore \rightarrow \boxed{C_2 = C_1 P_1 + G_1}$ — ①

$\rightarrow C_3 = C_2 P_2 + G_2$

$\boxed{C_3 = C_1 P_1 P_2 + G_1 P_2 + G_2}$ — ②

→ $C_4 = C_3 P_3 + G_3$

→ $C_4 = C_1 P_1 P_2 P_3 + C_{r_1} P_2 P_3 + C_{r_2} P_3 + C_{r_3}$ —③

*





→ In Carry Look-Ahead time taken to generate the carries C_2, C_3, C_4 is same as they are impiimented by 2 level Logic.

* Advantage:

→ Its Speed of operation is very high and doesn't depend on the size of the adder.

* Disadvantage:

→ It has more hardware complexity. To overcome this we use carry look ahead generator IC.

⇒ Carry Look Ahead generator IC



Carry Look Ahead Adder

$S_i = A_i \oplus B_i \oplus c_i$

$S_i = P_i \oplus C_i$

$S_1 = P_1 \oplus C_1$

$S_2 = P_2 \oplus C_2$

$S_3 = P_3 \oplus C_3$

$S_4 = P_4 \oplus C_4$.

(3) Serial Adder: (sequential ckt)

→





T = CLK period

Time for 4-bit serial addition = 4T

* 4-bit Parallel Adder / Subtractor.



(1) If $\boxed{x=1}$ ⇒ Ex-OR gate → Inverters

→ A + 1's Comp of B + $(C_1 = 1)$

→ A + (2's Comp of B)

⇒ $\boxed{A-B}$ → Binary Subtraction

(2) If $\boxed{x=0}$ ⇒ Ex-OR gate ⇒ Buffer

→ A + B + $(C_1 = 0)$

= $\boxed{A+B}$ → Binary Adding

Ex-1 Determine the fn of the above circuit if the inputs are as given below:

(a) $x=1$; A = Ex-3 code ; B = 0011 ⇒ Function = ?

$\Rightarrow A-B = Ex-3 - 0011$

$= Ex-3 + (1100) + 1$

$= BCD$ code.

Ex-3 to BCD code converter.

$\therefore$ let, Ex-3 of 4 → 0111 ⇒ 0100 → BCD

(Ex-3)

$$\begin{array}{r} 0111 \\ +\ 1100 \\ +\ \quad 1 \quad (\because C=1) \\ \hline \otimes\ 0100 \end{array} \Rightarrow 4_{10} = (0100)_{BCD}.$$

(b) $x=1$, A = 1001 ; B = BCD ⇒ Function = ?

Ans: A = 1001. , let, B = BCD of 3

B = 0011.

$\therefore$ A + 1

$$A-B = \begin{array}{r} 1001 \\ +\ 1100 \\ +\ \quad 1 \\ \hline 1\ 0110 \end{array}$$

$= 6_{10}$ which is 9's comp. of 3_{10}

$\therefore$ So, BCD to 9's Comp. of BCD.

A + 1's comp of B + $C_1 = 1$.

= A + (2's comp of B).

= A − BCD.

= 9_{10} − BCD

= 9's complement of BCD.

(c)



$\Rightarrow$ 1010 + 1's Comp. of BCD + $C_i = 0$

$= 1001 + 1 +$ 1's Comp of BCD

$\Rightarrow$ 1001 + 2's Comp. of BCD.

$= 9_{10}$ - BCD.

$\rightarrow$ 9's complement of Ckt.

NOTE: The above 9's Complement Ckt can be Converted to a 10's Complement either by Choosing $C_1 = 1$ (or) by Choosing A value as A=1011

* BCD Adder



* Output is invalid BCD if

$$S_4 S_3 S_2 S_1 > 9 \quad (or) \quad C_5 = 1.$$



→ i.e. output is invalid if

$$Y = S_4 S_3 + S_4 S_2 + C_5.$$





→ Hence, one BCD adder requires two 4-bit Parallel adders

* Ex-3 Adder

(1) If $C_5 = 1 \Rightarrow$ Add $\overline{C_5}\ \overline{C_5}\ C_5$ = 0 0 1 1

(2) If $C_5 = 0 \Rightarrow$ Subtract 0 0 1 1

= Add 2's Comp of 0011

= Add $\overline{C_5}\ \overline{C_5}\ C_5$ = 1 1 0 1



* 2-Bit Magnitude Comparator:

→ The truth table of n bit magnitude Comparator is not preferred for the design of the no. of rows in the table of 2^{2n}.

n-bit mag Comparator ⟶ No. of rows $= 2^{2n}$
$= 2^{2n}$

*Q
→ How many possible way in 2 bit mag. Comparator that $A > B$?

Ans:

A_2 A_1	B_2 B_1
0 0	—
0 1	0 0 → ①
1 0	0 0 0 1 → ②
1 1	0 0 0 1 1 0 → ③

So, 6 possibility that $A > B$.

*



$x_1 = 1$ if $A_1 = B_1 \Rightarrow x_1 = 1$



$x_2 = 1$ if $A_2 = B_2 \Rightarrow x_2 = 1$.

① $A = B$ if $A_2 = B_2$ and $A_1 = B_1$

i.e $A = B$ if $x_2 = 1$ and $x_1 = 1$.

i.e $A = B$ if $x_1 \cdot x_2 = 1$.



$A = A_2 A_1$.
$B = B_2 B_1$.

② $A > B$ if $A_2 > B_2$ (or) $A_2 = B_2$ and $A_1 > B_1$.

i.e. $A > B$ if $\boxed{A_2 \bar{B}_2 + x_2 \cdot A_1 \bar{B}_1 = 1}$ — ②

③ $A < B$ if $A_2 < B_2$ (or) $A_2 = B_2$ and $A_1 < B_1$.

i.e $A < B$ if $\boxed{\bar{A}_2 B_2 + x_2 \cdot \bar{A}_1 B_1 = 1}$ — ③.

* Odd parity generator and parity Checker



P is choosen so that
A, B, C, P → odd parity.

F = 1 is even parity
F = 0 is odd parity
occur for A, B, C, P.

→ odd parity generator:

A	B	C	P
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

$P(A,B,C) = \Sigma m(0,3,5,6)$

$P = A \oplus B \odot C$

(or)

$P = A \odot^{B} \oplus C$.

Parity checker.

A	B	C	P	F
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

$F = \Sigma m(A, B, C, P)$

$= \Sigma m(0, 3, 5, 6, 9, 10, 12, 15)$.



* All minterms have Even no of 0's.

$\Rightarrow$ $\boxed{F = A \odot B \odot C \odot P.}$

* Decoder:

→ It converts the binary information on i/p lines to one of many O/P lines.

→ n to m decoder = (1 out of m decoder).



E=0 => Decoder is enabled

E=1 => Decoder is disabled

$$m \leq 2^n$$

* 2 to 4 decoder (Active High O/P).



⊛ 2 to 4 decoder (Active Low O/P).

Most widely used in practice. because it generate less noise compare to Active High Decoder.



⇒ Internal circuits:



* Decoders
  ⇒ AND, NAND gates.

Ex-1 Implement $F(A,B) = \Sigma m(0,2,3)$. using a decoder (a) with active high o/p.s (b) with active Low o/p.s.

Ans: (a) With active high o/p.

A	B	F
0	0	1
0	1	0
1	0	1
1	1	1

m_0
m_2
m_3



(b) With active Low o/p.



Ex-2 Implement a full Subtractor using a decoder with active Low outputs.

Ans:

$D(A, B, bi) = \Sigma m(1, 2, 4, 7)$.

$B(A, B, bi) = \Sigma m(1, 2, 3, 7)$.



Ex 3 How many 2 to 4 decoder required to construct 1 out of 32 decodoer.

Ans: Short cut:

Required No. of O/P

Given no. of O/P

$$\frac{32}{4} = (8)$$

$$\frac{8}{4} = (2)$$

$$\frac{2}{4} = 0.5 \approx 1$$

No. of Decoders

8
+ 2
+ 1
11

3 levels.



* Demultiplexer (one to many ckts, Serial to parallel converter).

1 : 4 Demux





→ A Demux is similar to a decoder.

→ A 1:4 Demux is converted to a 2 to 4 Decoder by making two changes.

(1) Selection of Demux are converted to the I/Ps of 2 to 4 decoder.

(2) The demux input I is treated as active high enable of 2 to 4 decoder.

✱ Encoder:



Input selected ⟶ Output code

If $D_1 = 1$ ⟶ 000.... 01

If $D_2 = 1$ ⟶ 000.... 10.

If $D_1 = 1, D_2 = 1$ ⟶ * Coding can not be performed.

Ex-1 Design octal to Binary encoder.



O_7	O_6	O_5	O_4	O_3	O_2	O_1	O_0	A	B	C
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$A = O_4 + O_5 + O_6 + O_7.$

$B = O_2 + O_3 + O_6 + O_7.$

$C = O_1 + O_3 + O_5 + O_7.$

NOTE:

→ The encoder follows the **OR Logic**.

→ The limitation of encoder is it can't performed the coding if more than 1 input is active simultaneously. To overcome this, we use priority encoder.

* Priority Encoder:

⇒



$= \begin{cases} 1 & \text{if any i/p is applied.} \\ 0 & \text{if no i/p is applied.} \end{cases}$

⇒

	D_3	D_2	D_1	D_0	A	B	S
m_0 ←	0	0	0	0	0	0	0
m_1 ←	0	0	0	1	0	0	1
m_2, m_3 ←	0	0	1	X	0	1	1
m_4 to m_7 ←	0	1	X	X	1	0	1
m_8 to m_{15} ←	1	X	X	X	1	1	1

(b) Priority Encoder Table.

→ $B(D_3, D_2, D_1, D_0) = \Sigma m(2, 3, 8, 9, 10, \cdots 15)$.



$B = D_3 + \overline{D_2} D_1$

→ $A(D_3, D_2, D_1, D_0) = \Sigma m(4, 5, 6, 7, \cdots 15)$.



$A = D_2 + D_3$

→ $S = \Sigma m(1, 2, 3, \cdots 15)$.



$\therefore S = \overline{D_3} + \overline{D_2} + \overline{D_1} + D_0$

$S = D_3 + D_2 + D_1 + D_0$

NOTE:

74LS138 ⇒ { 3 to 8 decoder (Active low outputs).

74LS148 ⇒ { 8-input, 3-output priority Encoder.

* Multiplexer:

(Many to one circuit, parallel to serial converter).

*

4:1 MUX.



∴

A	B	F
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

⇒ 4:1 MUX :- $F = \bar{A}\bar{B}I_0 + \bar{A}BI_1 + A\bar{B}I_2 + ABI_3$

$$\therefore \boxed{F = m_0 I_0 + m_1 I_1 + m_2 I_2 + m_3 I_3.}$$

* E.g.: Given $I_0 = I_1 = 1$; $I_2 = I_3 = 0$.

$$\therefore F = m_0 \cdot 1 + m_1 \cdot 1 + 0 + 0.$$

$$\therefore F = m_0 + m_1$$

$$\therefore \boxed{F = \Sigma m (0,1).}$$

Ex-1 Implement the Sum o/p of half Adder using 4:1 MUX.

Ans:

$$S(A,B) = m\Sigma(1,2).$$

$$S(A,B) = m_1 + m_2$$

Choose $I_1 = I_2 = 1$ &

$I_0 = I_3 = 0$



Ex-2 which of the following is implemented by the following mux.

(a) Sum output of Full adder.

(b) Carry output of Full adder.

(c) Difference output of Full Subtractor.

✓(d) Borrow output of Full Subtractor.

⑥ Sum of the given address.



$F = \Sigma m(1,2,3,7)$

Ex-2 What are the Logic gates represented by the following mux circuits.

(a)



$F = m_0 C + m_1 C + m_2 \bar{C} + m_3 \bar{C}$

$F = (\bar{A}\bar{B} + \bar{A}B)C + (A\bar{B} + AB)\bar{C}$

$F = \bar{A}C + \bar{B}\bar{C}$.

$F \neq (\bar{A}C\bar{B}C)$.

$F \neq \overline{AB \cdot C}$

$F = (\bar{A}\bar{B} + \bar{A}B)C + (A\bar{B} + AB)\bar{C}$

$= \bar{A}C + A\bar{C}$

$F = A \oplus C$

∴ Ex-OR gate

(b)



$\therefore \quad F_1 = m_0 = \bar{x}_1$

$F_1 = \bar{x}_1$

$\therefore \quad F = F_1 \bar{x}_2 + x_2 x_1$

$= \bar{x}_2 \cdot \bar{x}_2 + x_2 x_1$

$\therefore \boxed{F = x_1 \odot x_2}$

Ex- 4 Determine the output of the following MUX.

Ans:



$F = (m_0 + m_1) X + m_2 Y + m_3 \bar{Y}$

$= (\bar{S}_1 \bar{S}_0 + \bar{S}_1 S_0) X + S_1 \bar{S}_0 Y + S_1 S_0 \bar{Y}.$

$= \bar{S}_1 X + S_1 \bar{S}_0 Y + S_1 S_0 \bar{Y}$

$= \bar{S}_1 X + S_1 Y + 0$

$= XY + 0$

$= XY$

$\Rightarrow$ $\boxed{F = x \cdot y \cdot \bar{z}}$

$\Rightarrow$ $z = 0$ → enable.

$z = 1$ → disable.

Ex-5 How many 4:1 MUX required to construct 128:1 MUX.

Ans: $\frac{\text{Required No. of Inputs}}{\text{Given No. of Ip}}$

No. of MUX

$= \frac{128}{4} = (32) \longrightarrow 32$

$+$

$\therefore \frac{32}{4} = (8) \longrightarrow 8$

$\frac{8}{4} = (2) \longrightarrow +2$

$\frac{2}{4} = 0.5 \longrightarrow +1$

$43.$



(b) 2:1 MUX ⟶ 2^n:1 MUX.

→



So, $\boxed{2^n - 1}$ 2:1 MUX required for 2^n:1 MUX.

Ex-5 How many 2^1:1 MUX are req.
to realize (a) AND gate
(b) OR gate
(c) Ex-OR gate.

Ans:

$F = \bar{A} I_0 + A I_1$

$F = AB$

$F = AB + 0 \cdot \bar{A}$

$F = 0 \cdot \bar{A} + B \cdot A$

$F = \bar{A} I_0 + A I_1$

So, $I_0 = 0$, $I_1 = B$.



(b) OR gate:

$\therefore F = \bar{A} I_0 + A I_1$

$F = A + B.$

$= A + \bar{A} B$

$F = \bar{A} B + A \cdot 1.$

$\therefore F = \bar{A} I_0 + A \cdot I_1$

$\therefore$ So, Choose $I_0 = B$, $I_1 = 1.$



(c) Ex-OR gate:

$\rightarrow F = \bar{A} B + A \bar{B} = A \oplus B.$

($\bar{A} B$: $B \uparrow$, I_0; $A \bar{B}$: $\bar{B} \uparrow$, I_1)



Ex-6 Implement $F(A,B,C,D) = \Sigma m(0,1,3,5,6,10,11,13,14)$ using 4:1 MUX.

Ans:



Method - 1

AB =		00 I_0	01 I_1	10 I_2	11 I_3
00	$\bar{C}\bar{D}$	(0)	4	8	12
01	$\bar{C}D$	(1)	(5)	9	(13)
10	$C\bar{D}$	2	(6)	(10)	(14)
11	CD	(3)	7	(11)	15
		$\bar{C}\bar{D}+\bar{C}D+CD = \bar{C}+D$	$C\oplus D$	C	$C\oplus D$.

Method :- 2

If A, B are selection line

CD / AB	00	01	11	10	
00	1	1	1		$\rightarrow I_0 = \bar{C}\bar{D}+\bar{C}D+CD = \bar{C}+D$
01		1		1	$\rightarrow I_1 = \bar{C}D+C\bar{D} = C\oplus D$.
10		1	1	1	$\rightarrow I_2 = \bar{C}D+C\bar{D} = C\oplus D$
11			1	1	$\rightarrow I_3 = CD+C\bar{D} = C$

→ NOTE: If C & D are selection lines



Ex-1 $F(A,B,C) = \Sigma m(0,1,3,5,6)$ using 4:1 MUX.

Ans:

Method-I:



	I_0	I_1	I_2	I_3
$\bar{A}$	0	1	2	3
A	4	5	6	7
	$\bar{A}$	1	A	$\bar{A}$

Method-II (K-MAP)



Ex-2 In the following MUX tree, determine the values of $P, Q, R, S = ?$

where, $F(A,B,C) = \Sigma m(1,2,4,5,6)$.



$$\therefore F = \bar{A}(\bar{B}P + BQ) + A(\bar{B}R + BS).$$

$$\therefore F = \bar{A}\bar{B}\bar{P} + \bar{A}BQ + A\bar{B}R + ABS.$$

↓

AC \ BB	00	01	11	10
0	0	1 (2)	1 (6)	1 (4)
1	1 (1)	1 (3)	1 (7)	1 (5)

$I_0 = C \quad I_1 = \bar{C} \quad I_2 = \bar{C} \quad I_3 = 1$

P Q R S

$$F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C}$$

$$\therefore F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A$$

Ex-2 Using n:1 MUX we can implement all '$\log_2 N$' variable function and Some of "$\log_2 N + 1$" variable functions [T / F].

Ans: let, 4:1 MUX

So, $\log_2 4 = 2$

→ True : because the other functions required external logic gates along with MUX.

* ROM (Read only memory).

⇒ Decoder + Prog. OR gates } = ROM.
(Fixed AND gates) (encoder)

→ ROM is a combinational circuits and we can use it to implement sum of minterms expression as shown in the following example:



$F_1(A,B,C) = \Sigma m(0,1,7)$. size = $2^3 \times 2 = 16$.

$F_2(A,B,C) = \Sigma m(6,7)$.

⇒ **Read only memory**



⇒



∴

→ Rom size indicates that how many bits can be stored.

Ex-1 Determine the size of the Rom for the following functions.

① Rom as 3 bit binary multiplier.

②



$x = 3+3 = 6$

$y = 6$ $\qquad$ $^{111}7_{10} * {}^{111}7_{10} = 49_{10}$

$2^y > 49$

$\boxed{y = 6}$

$\therefore$ Rom size $= 2^x \times y = 2^6 \times 6 = 384.$

② Rom as 4-Bit squarer.

Ans:

$x = 8$



~~64~~

1111 $\qquad$ ~~64 x 64~~

1111 $\qquad$ ~~$2^4 \times 2^4$~~ $\qquad$ ~~$y = 8$~~

~~64~~

~~$x = 4$.~~ $\qquad$ ~~$2^4 \times 8 = 16 \times 8 = 128$.~~

$15 \times 15 = 225_{10}$

$\therefore$

$2^y > 225$

$\boxed{y = 8}$, $x = 4$.

$\therefore$ size $= 2^4 \times 8 = 128.$

* PLA (Prog. Logic Array):

⇒ Prog. AND gates + Prog. OR gates.



$F_1(A,B,C) = A\bar{C} + \bar{B}\bar{C}$

$F_2(A,B,C) = \bar{A}B + A\bar{C}$.

Product terms ⟶ $P_1 = A\bar{C}$

$P_2 = \bar{B}\bar{C}$

$P_3 = \bar{A}B$.

PLA size ⇒ (3 inputs, 3 Product terms, 2 outputs).

Ex-1 In the following PLA Determine the product terms P_1, P_2, P_3, P_4, P_5



$F_1(A,B,C) = \bar{A}B\bar{C} + A\bar{B}C + AB.$

$= \bar{A}B\bar{C} + (\bar{B}C + B)A$

$= \bar{A}B\bar{C} + AC + AB.$

$= B(C\bar{A}\bar{C} + A) + AC$

$F_1(A,B,C) = B\bar{C} + AB + AC = B\bar{C} + AC$

$F_2(A,B,C) = \bar{A}\bar{B}\bar{C} + ABC + \bar{A}C$

$= \bar{A}\bar{B}\bar{C} + C(AB + \bar{A})$

$= \bar{A}\bar{B}\bar{C} + BC + \bar{A}B.$

$= \bar{A}(\bar{B}\bar{C} + B) + BC$

$= \bar{A}(\bar{C} + B) + BC$

$F_2 = \bar{A}\bar{C} + \bar{A}B + BC = \bar{A}\bar{C} + BC$

$F_3 = \bar{A}B\bar{C} + BC + A\bar{B}C.$

$= \bar{A}B\bar{C} + C(A + B).$

$= AC + BC + \bar{A}B\bar{C}$

$= AC + B(C + \bar{A})$

$= AC + BC + \bar{A}B.$

$= AC + \bar{A}B.$

F_1 =



$F_1 = \underline{AC} + B\bar{C}$

F_2 =



$F_2 = \bar{A}\bar{B} + BC.$

F_3 =



$F_3 = \underline{AC} + \bar{A}B.$

$\therefore \quad P_2 = AC \;,\; P_1 = B\bar{C} \;,\; P_3 = \bar{A}B.$

$P_4 = \bar{A}B \;,\; P_5 = BC.$ or

$P_4 = \bar{A}B \;,\; P_4 = BC.$

size = (3, 5, 3)
(i/p, product term, o/p)

* PAL : Prog. AND gate + Fixed OR gate.

GAL : Generic Array logic

= Prog. AND gates + fixed OR gate
+ Prog output Logic
(E.g. Tri state O/P, Normal dp etc).

Ex-1 How many invalid i/p combinations occur at input of BCD adder?

Ans:- No. of Invaid BCD Combination at Input.

= Total Input Combinations
- No. of valid Combinations.

= (16×16) - (10×10)

= 156.

* Overflow:

→ overflow is used in signed arithmatic.

→ overflow occurs whenever the result exceeds the range of signed no's.

→ The overflow condition can be varified by the following methods:

1

→



If x=1 and y=0
(or)
x=0 and y=1
} → overflow occured.



(2) Overflow occurs if 2 +ve nos are 113 added the result is −ve or 2 −ve nos are added the result is +ve.

E.g. Consider 2's comp. nos.

(a)
$y=1$ $x=0$
1. 0 1 (−3)
+ 1. 1 0 (−2)
⊗ 0 1 1

Overflow occured (or) Two −ve nos are added Result is +ve

(b)
$y=0$ $x=1$
0 1 0 (2)
+ 0 1 1 (3)
1 0 1 (−3)

Overflow occured (OR) Two +ve nos are added Result is −ve

(c)
$y=1$ $x=1$
1 1 0 (−2)
+ 1 1 0 (−2)
⊗ 1 0 0 (−4)
(−3).

No overflow

Ex-1

x
+ y
z

Overflow

If $x=1$, $y=1$ but $z=0$
(or)
$x=0$, $y=0$ but $z=1$.

i.e.
Expression for overflow is ⇒ $\boxed{\bar{x}\cdot\bar{y}\,z + x\cdot y\cdot\bar{z}}$

☆ Sequential Circuits: (1 bit memory elements)

⇒ * S-R Latch:



S	R	Q
0	0	No change
0	1	'0'
1	0	'1'
1	1	Impracticle state

(∵ $Q = \bar{Q} = 0$).

⇒



*

S R	Q
~~0 1~~	1
0 0	1

Ex-1 In the following X-Y Latch initialy x=1 & y=1. Determine the outputs P & Q If the y input is change as 0,1,0,1,0,1,....



So, P is fixed at P=0, Q=1.

Ex-2 In the following X-Y Latch the seq. of inputs are XY = 01, 00 and 11. determine the values of PQ.

10, 1Φ, 0Q.
10, 11, 0Φ.



X Y	PQ
0 1	1 0
0 0	1 1
1 1	0 1 ← If crate 1 is faster than crate 2.
	(OR)
	Φ0 ← If crate 2 is faster than crate 1.

* Clocked S-R flip flop:

→ Synchronized latch is called Flip-flop.







T = Clock period

$\frac{1}{T} = f$ = Clock freq.

* Truth table:

S	R	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Ambiguous state

do not apply.

* Characteristic Table:

S	R	Q(t)	Q(t+1)
0	0	0	0
		1	ϕ
0	1	0	0
		1	0
1	0	0	1
		1	1
1	1	0	X
		1	X





$$Q(t+1) = S + \bar{R}\,Q(t)$$

* Clocked D-flip flop:

→ used in shift Register

→ D → Data, Delay.



* Truth table:



* Characteristic table:

D	Q(t)	Q(t+1)
0	0	0
0	1	0
1	0	1
1	1	1

* Characteristic equation:

$$Q(t+1) = D$$

* Clocked J K - Flip Flop.



(or)



* Truth table:

S / J	R / K	Q (t+1)
0	0	Q (t)
0	1	0
1	0	1
1	1	$\overline{Q(t)}$

* Characteristic table:

J	K	Q(t)	Q(t+1)	
0	0	0	0	Q(t)
		1	1	
0	1	0	0	0
		1	0	
1	0	0	1	1
		1	1	
1	1	0	1	$\overline{Q(t)}$
		1	0	

toggle

* Characteristic equation:



$$\therefore \quad Q(t+1) = J \cdot \overline{Q(t)} + \bar{K} \cdot Q(t)$$

*



* Clocked T - Flip-Flop:



* Truth Table:

T	Q(t+1)
0	Q(t)
1	$\overline{Q(t)}$

* Characteristic Table:

T	Q(t)	Q(t+1)	
0	0	0	Q(t)
0	1	1	
1	0	1	$\overline{Q(t)}$
1	1	0	

* Characteristic eqn:

$$Q(t+1) = T \oplus Q(t)$$

(a)



(b)



* Asynchronous (or) Direct Inputs → preset (Pr), clear (Cr).





CLK	Pr	Cr	Q
0	0	1	1
0	1	0	0
⎍⎍⎍	1	1	depends on FF I/P.

* Setup, Hold times of FF.

(1) Setup time:

→ It is the minimum time by which the Input should come ahead of the clocked input.

(2) Hold time:

→ It is the minimum time for which the input should be maintained constant after applying the clock pulse.

→ If setup time and hold times are not satisfies then the FF enters into metastable state i.e. neither zero nor '1' output.





* Propogation Delay for FF.

→ It is the time taken by the flip flop to change its state. (i.e. from L → H (or) H → L.).

(a)



$$\therefore t_p = \frac{t_{PLH} + t_{PHL}}{2}$$

(b)



*



→ For proper FF operation $t_{Hold} < t_{PLH}, t_{PHL}$.

* Types of Triggering:

1) Level Triggered FF



2) Edge Triggered FF:

(a) Positive Edge Triggered FF (Leading Edge Triggred FF).



(b) Negative Edge Triggered FF (Trailing Edge Triggered FF).



* Determine the o/p freq. of following FF if the CLK freq is 5 KHz.

(a)



NOTE:

→ If a FF is in toggle mode the o/p freq is half of the CLK freq. with 50% duty cycle. (i.e) A toggle mode FF will act as freq. divider by 2.

→ J = K = 1 ⇒ FF is in Toggle.

i.e. $\boxed{Q(t+1) = \overline{Q(t)}}$.

CLK	Q
0	0
1	↓ 1
2	↓ 0
3	↓ 1
4	↓ 0



$$\frac{1}{T_0} = \frac{1}{2T} \Rightarrow \boxed{f_0 = \frac{f}{2}} \quad \therefore f_0 = 2.5 \text{ KHz}.$$

(b)



CLK	O/P at Q
0	1
1	0
② 2	1
3	0
4	1



$\therefore$ $\boxed{f_0 = 2.5\text{KHz}}$

(c)

* method - (1)



→

* method-(2) ✓

→ D-FF Char. eqn ⇒ $Q(t+1) = D$. —(1)

But $D = \bar{Q}(t)$. —(2)

Put (2) in (1)

∴ $\boxed{Q(t+1) = \bar{Q}(t).}$

FF is in "toggle mode"

Hence $f_0 = \frac{f}{2}$

∴ $\boxed{f_0 = 2.5 \text{ kHz}}$

* Race Around Condition: (RAC).

→ RACE AROUND CONDITION occurs in Level trigger flip flop and doesn't occur in edge triggered FFs.

→ Δt = FF prop. delay = 2ns



→ 

⇒ "RAC" is when $J=K=1$ and $t_p \gg \Delta t$.

→ Output Toggels many times instead of once.

* How to avoid RAC (in level Triggered FF).

① Choose FF prop delay 'Δt' such that.

$$t_p < \Delta t < T.$$

② Master-Slave JK FF.

* Master Slave JK FF

→ In master slave JK FF the feedback values Q and $\bar{Q}$ do not change during the clock pulse. eventhough the output changes. Hence, 'RAC' doesn't occur.



→ In master slave J-k flip flop the feedback values Q and $\bar{Q}$ do not change during the clock pulse because they are taken from inactive slave FF. Hence 'RAC' doesn't occured.

→ Master slave JK FF output is similar to the negative edge triggered JK flip flop output.

Ex-1 In a master slave D flip flop draw the o/p of master and slave if the clock and D inputs are as given below.

→ m is active and $Q_{master} = D$



→ Slave o/p is similar to -ve Edge Triggered FF o/p.

NOTE: Master slave JK FF as JKFF as positive Edge triggered FF.



→ In slave we can use J-K flip flop instead of S-R flip flop. But is more costly than S-R.

① Shift Register → "Sequential memory".

② Counters

ⓐ to count the no. of pulses.

ⓑ Freqency divider.

* 3-Bit Shift Register:









① Serial in parallel out =



CLK	Serial Input	Q_2	Q_1	Q_0
0	—	0	0	0
1	1 (LSB)	1	0	0
2	0	0	1	0
3	1	1	0	1

MSB LSB
101

1 0 1 → parallel

serial

* 'N' Bit shift Register.

'N' clock pulses. Time = N·T secs.

② Serial in serial out:

101 → SISO → 101.

CLK	Serial Input	Q_2	Q_1	Q_0
0	-	0	0	0
1	1 (LSB)	1	0	0
2	0	0	1	0
3	1	1	0	1
4	-	—	1	0
5	-	—	—	1

Serial Input

serial o/p.

$N + (N-1) = (2N-1)$ CLK periods.

Time = $(2N-1)T$.

N = No. of FFs.

③ Parallel in parallel out:

$P_2 P_1 P_0$ = Parallel input



→ No clock pulse is required.

→ Preset is asynchronous input therefore no clock pulse is required.

④ Parallel in Serial out:



⇒ **Time = (N-1) T**

Input

P_2	P_1	P_0
1	0	1

$Q_2 = 1$ $Q_1 = 0$ $Q_0 = \phi$

Q_2	Q_1	Q_0
1	0	1

after 1 CLK.
$Q_2 = Q_1 = 1$, $Q_0 = 0$
after 2 CLK
$Q_1 = -$, $Q_0 = 1$

NOTE: In Parallel in serial out operation preset enable is disabled after obtaining the input data at Q_2, Q_1, Q_0.

Ex-1 In following shift register determine no. of CLK pulses required to bring the shift register to the initial value of 1001.



Sr. Input = $Q_2 \oplus Q_1 \oplus Q_0$.

CLK	Serial Input $Q_2 \oplus Q_1 \oplus Q_0$	Q_3 Q_2 Q_1 Q_0
		1 0 0 1 → 1
0	–	
1	1	1 1 0 0 → 1
2	1	1 1 1 0 → 0
3	0	0 1 1 1 → 1
4	1	1 0 1 1 → 0
5	0	0 1 0 1 → 0
6	0	0 0 1 0 → 1
7	1	1 0 0 1

So, 7 CLOCK pulse is required.

Ex-2

Initial Value: 0 0 0 0



Clock Pulse	A = D	B = $\bar{A}$	C = B	D = $\bar{C}$
–	0	0	0	0
1	0	1	0	1
2	1	1	1	1
3	1	0	1	0
4	0	0	0	0

So, After 4 Clock Pulse.

* Shift Register Application:

① Serial to parallel | parallel to serial data converter.

② Time delay



③ Sequence Generator:



④ To generate PN (Pseudo Number) sequence.

⑤ Counter
- ⓐ Ring Counter
- ⓑ Johnson Counter.

NOTE:

→ Shift Register is converted to ring counter by making two changes.

① Q_0 is connected to the serial input.

② one of the FF is reset.

* 3 - Bit Ring Counter.



3:1 Counter → Can count 3 CLK pulses.

CLK	serial i/p	Q_2 Q_1 Q_0
0	–	1 0 0
1	0	0 1 0
2	0	0 0 1
3	1	1 0 0

→ Counting:

100 ← initial value

(a) 001 Decode → 2 CLOCK Pulse.

(b) 100 Decode → 3 CLOCK Pulse.

(c) 010 Decode → 1 CLOCK Pulse.

⇒ Freq division:



$\therefore \quad T_{Q_2} = 3T$

$\therefore \quad \boxed{f_{Q_2} = f/3}$

similarly, $\boxed{f_{Q_1} = f/3}$

$\boxed{f_{Q_0} = f/3}$

⇒ N-bit Ring counter:

→ N:1 Counter

→ Can Count N CLOCK PULSE.

→ Freq. of each FF $O/P = f/N$.

✱ 3-Bit Johnson Counter:

(Twisted Counter (or) Switch-tail counter).

→ Shift Register can be converted into Johnson Counter by making one change.

i.e. $\overline{Q_0}$ is connected to the serial i/p.



6:1 Counter:

CLK	serial i/p $\overline{Q_0}$	Q_2	Q_1	Q_0	Decimal value
0	–	0	0	0	0
1	1	1	0	0	4
2	1	1	1	0	6
3	1	1	1	1	7
4	0	0	1	1	3
5	0	0	0	1	1
6	0	0	0	0	0

⇒ Freq. division:



$\therefore T_{Q_2} = 6T$

$\therefore$ $f_{Q_2} = f/6$.

$f_{Q_0} = f_{Q_1} = f/6$

⇒ Counting:

000 ← initial value

a) Ib 001 → decode → (5) CP.

b) Ib 111 → decode → (3) CP.

c) Ib 011 → decode → (4) CP.

⇒ N-bit Johnson Counter:

→ 2N:1 Counter

→ Can count 2N CLOCK PULSES.

→ Freq. of each FF O/P = $\frac{f}{2N}$.

Ex 1 Determine the o/p freq. of a 3-bit Johnson Counter. If the clock freq. is 18 kHz. Initial value of the counter is 010.

Ans:

CLK	serial input	Q_2 Q_1 Q_0
0	—	0 1 0
1	1 →	1 0 1
2	0 →	0 1 0

∴ 2:1 counter.

∴ $f_0 = f/2$

∴ $f_0 = \frac{18}{2}$.

∴ $\boxed{f_0 = 9\ kHz}$

Ex 2 Determine the value of the following ckt after the 729 CP?



→ Given FFs are in toggle mode. and are D FF.

So,



→ The given Counters are a 2 bit Johnson Counter hence the value of Counter after 729 CP is same as the value after 1 CP i.e. $Q_1 = 1$, $Q_0 = 0$

CLK	$\bar{Q}_0$	Q_1 Q_0
0	–	0 0
↳ 1	1	1 0

$$4 \overline{)729} \quad 182$$
$$4$$
$$32$$
$$0\,2$$
$$0\,9$$
$$8$$
$$1$$

☆ Counter:

① Asynchronous (Ripple) Counter:

→ Any FF, but in toggle mode.

② Synchronous (parallel) Counters:

→ Any FF

① 3-Bit Asynchronous Counters: (UP Counter)

(Ripple counter)



→ As $J=K=1$ => All FFs are in toggle mode.

$$\overline{Q(t+1)} = Q(t).$$

→ Q_0 is toggle for every clock pulse.

→ Q_1 is toggle when Q_0 Changes from '1 to 0'

→ Q_2 is toggle when Q_1 Chages from '1 to 0'.

CLK	LSB Q_0	Q_1	MSB Q_2	
0	0	0	0	0
1	1	0	0	1
2	0	1	0	2
3	1	1	0	3
4	0	0	1	4
5	1	0	1	5
6	0	1	1	6
7	1	1	1	7
8	0	0	0	8

→ Up counter

$t_{pd,FF} = 10ns$

Q_0 is delay by 10ns

Q_1 is delay by 20ns

Q_2 is delay by 30ns.

→ freq. is divided by after each flip flop.



* Max. Conv. time = 3x10ns = 30ns.

Clock period $T \geq 30ns$.

$\therefore f = \frac{1}{T} \leq \frac{1}{30 \times 10^{-9}}$.

i.e. $f \leq \frac{1}{30 \times 10^{-9}}$.

In general,

N- Bit Asynchronous Counter,

$$\therefore \quad f \leq \frac{1}{N \cdot t_{Pd,FF}}$$

→ Freq. of Async. Counter using strobe pulse.





$$\therefore \quad f \leq \frac{1}{N \cdot t_{Pd,FF} + T_S}.$$

→ Asynchronous Counter uses strobe where as strobe are not required in Synchronous.

* 3-bit asynchronous counter. (Down Counter).

→ In the following circuits,

(1) Q_0 (toggles) Changes for each clock pulse.

(2) Q_1 toggles when Q_0 changes from 0 to 1.

(3) Q_2 toggles when changes from 0 to 1.



Note: All FFs are in toggle mode.

CLK	(LSB) Q_0	Q_1	(MSB) Q_2	Decimal
0	0	0	0	0
	↓	↓	↓	7
1	1	1	1	
2	0	1	1	6
3	1	0	1	5
4	0	0	1	4
5	1	1	0	3
6	0	1	0	2
7	1	0	0	1
8	0	0	0	0

→ Down Counter.

* 2-Bit "Asynchronous Up-Down" Counter.



→ If $\boxed{x=0}$ ⇒ "$\bar{Q}_0$" is connected to the clock of Next FF.

→ If $x=1$ ⇒ $\boxed{\text{Down Counter}}$

i.e. 00, 11, 10, 01, 00, ...

→ If $\boxed{x=1}$ ⇒ "Q_0" is connected to the clock of Next FF.

⇒ $\boxed{\text{Up Counter}}$

i.e. 00, 01, 10, 11, 00, ...

Imp
NOTE: In the above Up-Down Counter if +ve edge triggered FF circuits then

① 'x' = 0 → It act as Up Counter.
② 'x' = 1 → It act as Down Counter.

Hint: ✱ **Up Counter**

triggering @

- neg. → positive (or)
- pos. → negative.

✱ **Down Counter**

triggering @

- neg. → negative
- pos. → positive

① Up Counter:



(or)



② Down Counter:



(or)



Ex-1



Ans

→ FF is -ve edge triggered, $\bar{Q}_0$ → CLK

hence it is **Down Counter.**

Imp

Ex-1 In a 3-bit asynchronous up-Down Counter the clock and control inputs are as given below: Determine the no of clock pulses required to bring the counter to the initial counting seq. starting with 000.



→ In this Counter each increment requires three clock pulses.

→ To increment 8 times No. of CLOCK pulses are $8 \times 3 = 24$.

Ex-2 In the following Up down Counter determine the counting sequences of the Counter.



Ans:

CLK	A	B	C	
0	0	0	0	
1	0	0	1	UP
2	0	1	0	UP
3	0	1	1	UP
4	1	0	0	UP
5	0	1	1	Down
6	0	1	0	Down
7	0	0	1	Down
8	0	0	0	Down

0, 1, 2, 3, 4, 3, 2, 1, 0, ...

UP Down

[∵ pr = 1, cr = 0 i.e Q = 0, Q̄ = 1] [∵ pr = 0, cr = 1 i.e. Q = 1, Q̄ = 0].

☆ Modulus of a Counter.

→ It is the number of CLK pulses required to bring the counter in the initial state.

→ A Mod-N Counter counts from 0 to N-1 and output freq. is f/N.

E.g.



Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
⋮			
1	0	0	1
10 → 1	0	1	0
⋮			
1	1	1	1

After the required value, F should be zero

F=0.

i.e for e.g. 12

* Construct a Mod-6 Asynchronous Counter.

→ As soon as it reaches 6 CLK pulse it should be reset.

→



→ 0 to 5 ⇒ $2^N \geq$ No. of modes of counter.

$\therefore \quad 2^N \geq 6$

$N = 3$ FFs

CLK	Serial inputs	Q_2	Q_1	Q_0	Decimal
0	–	0	0	0	0
1	1	0	0	1	1
2	1	0	1	0	2
3	1	0	1	1	3
4	0	1	0	0	4
5	0	1	0	1	5
(6)	0	1	1	0	6
		0	0	0	

(i) At 6^{th} CLK pulse $\boxed{Q_2=1,\ Q_1=1}$

(ii) Hence when $\boxed{Q_2=1,\ Q_1=1}$ ⇒ o/p of gate $\boxed{F=0}$. All FFs are cleared.

⇒ NAND gate



→ In the above mod-6 asynchronous counter determine the feedback logic gate if its inputs are $\bar{Q}_2$ & $\bar{Q}_1$

→ i.e. $\bar{Q}_2=0$ and $\bar{Q}_1=0$ ⇒ o/p of gate F=0.

∴ ⇒ OR gate.



* Disadvantages:

→ In Asynchronous counters whose modulus is not equal to 2^N the output produces unwanted spikes called as Glitches.

E.g.



Latch:

→ output is latched on input; output doesn't change even if input changes



→ Glitches.

② If the FF are having unequal clearing times then all the FFs cannot be cleared at the required clock pulse to overcome this a latch is used in the feedback path such that it output remains zero until all the FFs are cleared.

Ex-1: Determine the modulus of the following Asynchronous counters:

a)



→ For $Q_3 Q_2 Q_1 Q_0 = 1010$ → All the FFs are cleared.

→ It is Mod-10 counter (decade counter)

(b)



Ans:

$f \propto \frac{1}{N}$

Q_3 Q_2 Q_1 Q_0

0 0 0 0

0 0 0 1

!

0 1 0 0 0000

:

1 0 0 0

1 1 1 1

0 1 2 3 ✗

4 will appear first i.e 01. will appear first than 10.

For $Q_3 Q_2 Q_1 Q_0 = 0100$ → All the FFs are cleared

→ It is Mod - 4 Counter.

→ The disadvantages of Asynchronous Counter is the freq. of operation is inversly proportional to the no. of FFs. To overcome this we use Synchronous or parallel Counters.

* Flip Flop Excitation table:

① S-R FF:

Q(t)	Q(t+1)	S	R
0 →	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

② D- Flip Flop:

Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1

③ T- Flip Flop:

Q(t)	Q(t+1)	T
0	0	0
0	1	1
1	0	1
1	1	0

④ J-K- Flip flop:

Q(t)	Q(t+1)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

* Summary of FF excitation table:

Q(t)	Q(t+1)	FF Inputs J	K	S	R	D	T
0	0	0	X	0	X	0	0
0	1	1	X	1	0	1	1
1	0	X	1	0	1	0	1
1	1	X	0	X	0	1	0

Ex-1: Determine the excitation table of X-Y FF whose T.T. is as given below.

X	Y	Q(t+1)
0	0	1
0	1	Q(t)
1	0	$\overline{Q}(t)$
1	1	0

Q(t)	Q(t+1)	X	Y
0	0	X	0 1
0	1	1	0 X
1	0	1	X
1	1	X	0

* Design a Synchronous Counter using J-K FlipFlops. which Comes through the states 0, 1, 2, 4, 5, 6, 0, ...

(b) is it a self starting Counter?

Ans:

(a) State Diagram:



(b) State Assignment:

0 → 000

1 → 001

2 → 010

4 → 100

5 → 101

6 → 110.

(c) Excitation Table:

	Q_2	Q_1	Q_0	FF Inputs J_2K_2	J_1K_1	J_0K_0
0	0	0	0	0 X	0 X	1 X
1	0	0	1	0 X	1 X	X 1
2	0	1	0	1 X	X 1	0 X
4	1	0	0	X 0	0 X	1 X
5	1	0	1	X 0	1 X	X 1
6	1	1	0	X 1	X 1	0 X
7	0	0	0			

* (3), (7) are unused states. Takes them as dont cares.

$J_0 = \bar{Q}_1$ $K_0 = 1$

$J_1 = Q_2 + Q_0$ $K_1 = 1$

$J_2 = Q_1$ $K_2 = Q_1$



$J_2 = Q_1$



$K_2 = Q_1$



$J_0 = \bar{Q}_1$



$J_1 = Q_2$

Ex/2 Sync



→ In Sync Counter, Freq of operation

$$f \leq \frac{1}{t_{pd} \cdot FF}$$

(b)

Present State			FF Inputs			Next State		
Q_2	Q_1	Q_0	J_2K_2	J_1K	J_0K_0	Q_2	Q_1	Q_0
0	1	1	1 ~	1 ~	0 ~	1	0	0 (4)
1	1	1	1 ~	1 ~	1 ~	0	0	0 (0)



It is a self starting Counter as we get (2) after (3) and (0) after (7).

→ The above counter is a self starting counter because it is able to enter the used states from all unused state.

e.g. of non self starting counter



Ex-2 ⇒ A Synchronous Counter comes through the states 0, 3, 5, 6, 0, ... and FF inputs are $T_2 = Q_1$, $T_1 = 1$, $T_0 = \bar{Q}_1$. Is it a self starting counter.

⇒ Table for analysis:

	Pr. State Q_2 Q_1 Q_0	FF Inputs $T_2 = Q_1$ $T_1 = 1$ $T_0 = \bar{Q}_1$	Next State Q_2 Q_1 Q_0	
①	0 0 1	0 1 1	0 1 0	②
②	0 1 0	1 1 0	1 0 0	④
④	1 0 0	0 1 1	1 1 1	⑦
⑦	1 1 1	1 1 0	0 0 1	①

Used state



Unused state



'Lock-out' of Counter

→ It is an efficient counter.

Not a self starting counter

→ To avoid the Lock-out condition

① Redesign the Counter according to the following state diagram.



→ No. of FF state is increasing ⇒ no. of FF is increased in it will increase the Complexity of Ckt

② Clearing the Counter as soon it enters into Unsed state. as shown below:



$F(Q_2, Q_1, Q_0) = \Sigma m(1, 2, 4, 7)$.



$$\therefore \quad F = Q_2 \oplus Q_1 \oplus Q_0$$

(or)

$$F = Q_2 \odot Q_1 \odot Q_0$$

NOTE:

⇒ In the above synchronous counter the combinational logic is determine as follows:

→ When counter enters into the states ①, ②, ④, ⑦ the F should become 1. So, that the counter can be clear.

→ The sum of minterm expression for F is

$$F(Q_2, Q_1, Q_0) = \Sigma [1, 2, 4, 7).$$



$$\therefore \quad F = Q_1 \oplus Q_2 \oplus Q_3$$

(or)

$$F = Q_1 \odot Q_2 \odot Q_3.$$

Ex-2 Determine the modulus of the following counter



Ans: 'Q_1' is in Asynchronous mode. It toggle when Q_0 changes from 1 to 0.

Now $J_0 = \bar{Q}_2$, $J_2 = Q_1 Q_0$

$K_0 = 1$ $K_2 = 1$.

⇒ Table for analysis:

	P.S.			FF Inputs			N.S.			
	Q_2	Q_1	Q_0	J_2K_2		J_0K_0	Q_2	Q_1^+	Q_0	
							0	0	0	
⑥	0	0	0	0	1	1 1	0	0	1*	①
①	0	0	1	0	1	1 1	0	1	0	②
②	0	1	0	0	1	1 1	0	1	1	③
③	0	1	1	1	1	1 1	1	0	0	④
④	1	0	0	0	1	0 1	0	0	0	⑥



"Modulus = 5".

→ If $t_{pd,FF} = 10ns$ → $f_{max} = ?$

Max. conv. time = 10 + 10 = 20ns.

C ∵ FF_0, FF_2 are in synch. mode, FF_1 is in Async mode].

Clock period $\boxed{T \geq 20ns.}$

$$\therefore f \leq \frac{1}{20 \times 10^{-9}}$$

$$\therefore \boxed{f_{max} = \frac{1}{20 \times 10^{-9}} \text{ Hz}}$$

Ex-3 Determine the fn of the following seq. circuits by obtaining its state diagram.



$T_A = A + B$

$T_B = \bar{A} + B$

	P.S.		FF inputs		N.S.		
	A	B	T_A	T_B	A	B	
⓪	0	0	0	1	0	1	①
①	0	1	1	1	1	0	②
②	1	0	1	0	0	0	⓪
③	1	1	1	1	0	0	⓪

State diagram:



→ it is a Mod-3, self starting synchronous counter.

* State Diagram:

Hint:

(i) No of states = 2^N ; N = No of FFs

(ii) No of branches from each state = 2^x;

x = no of direct inputs.

(1) 2-Bit Up/Down Sync Counter:

→ 2FFs ⇒ No. of states = $2^2 = 4$.

(Q_1Q_0 = 00, 01, 10, 11)

↓ ↓ ↓ ↓

0 1 2 3

→ 1 direct i/p (i.e. x) ⇒ No. of branches from each state = $2^1 = 2$.



[State Diagram]

(2) J-K FF state diagram:

→ 1 FF ⇒ 2 states ($Q=0$, $Q=1$).

→ 2 Direct input ⇒ 4 branches from each state.



Q(t)	J	k	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

(3) Gate - 2013



→ 1 FF ⇒ 2 States ($Q=0, Q=1$).

→ Input (i.e A) ⇒ 2 branches from each State.

For D-FF → $Q(t+1) = D$ — ①

For MUX → $D = \bar{A}\cdot\bar{Q} + AQ$ — ②

from ① & ②

$\therefore$ $Q(t+1) = \bar{A}\cdot\overline{Q(t)} + A\cdot Q(t)$.

When $A=0$, $Q(t+1) = \overline{Q(t)}$

$A=1$, $Q(t+1) = Q(t)$.



(4) Serial Adder State diagram:



$z = Q = C_{i+1}$
$= Q(t+1)$

→ 1 FF → 2 states ($z=0, z=1$).

→ 2 input → $2^2 = 4$ branches from each state.

P.S.	input		N.S.	output
(z)	x	y	C_{i+1}	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Ex-1 Identify the following FFs.



x	Q(t+1)
0	0
1	1

→ T-FF State diagram



x	Q(t+1)
0	Q(t)
1	$\bar{Q}(t)$

Ex-1 Determine the f^n of the following circuits.

①

Shift left shift Register.



$C_{r_3} = b_3 \oplus 0.$

$C_{r_3} = b_3.$

$C_{r_2} = b_3 \oplus b_2.$

$C_{r_1} = b_2 \oplus b_1$

$C_{r_0} = b_1 \oplus b_0.$

→ Binary to Gray Code Conversion.

②

Shift Right Shift Register



0
0
1
0
1010
0100
0

$b_0 = 0 \oplus 0 = 0$

$b_1 = 1 \oplus 0 = 1$

$b_2 = 0 \oplus 1 = 1$

$b_3 = 1 \oplus 1 = 0.$

Input = 1 0 1 0

output = 0 1 10

→ It is 2's comp. of binary no.

→ so, it is 2's complement circuit

* Conversion of Flipflops:

⇒ Universal Principle:



Ex-1 Convert S-R FF to T flip flop.

Ans: Step-① → Characteristics table of T-Flip flop.

Step-② → Excitation table of SR flip flop.

T	Q(t)	Q(t+1)	S	R
0	0	0	0	X
0	1	1	X	0
1	0	1	1	0
1	1	0	0	1

→ ⑤

T \ Q(t)	0	1
0	0	X
1	(1)	0

$S = T\bar{Q}(t)$.

T \ Q(t)	0	1
0	X	0
1	0	(1)

$R = TQ(t)$.



[T- Flip Flop]

Ex. 2 In the following diagram determine the combinational logic to be used.



Given:

X Y	Q(t+1)	S R
0 0	0	
0 1	Q(t)	
1 0	$\bar{Q}$(t)	
1 1	1	

X	Y	Q(t)	Q(t+1)	S	R
0	0	0	0	0	X
0	0	1	0	X 0	0 1
0	1	0	0	0	X
0	1	1	1	X	0
1	0	0	1	1	0
1	0	1	0	0	1
1	1	0	1	1	0
1	1	1	1	X	0

① S



$\therefore \quad S = X\,\overline{Q(t)}$

② R



$\therefore \quad R = \bar{Y}\,Q(t)$



Ex-3 (a) Identify the following flip flop.



$T = x \oplus Q(t) \quad -①$

For T FF

$T \Rightarrow Q(t+1) = T \oplus Q(t)$

$Q(t+1) = x \oplus Q(t) \oplus Q(t)$

$\therefore Q(t+1) = x \oplus 0$

$\boxed{Q(t+1) = x}$

We know ⇒ ③ is similar to D-FF Characteristic.

⇒ It is D-Flip Flop.

b)



$D = Q\bar{x} + \bar{Q}y.$

$\therefore$ ⊗ $Q(t+1) = Q(t)\bar{x} + \bar{Q}(t)y.$ —③

$\therefore \quad Q(t+1) = J\bar{Q}(t) + \bar{K}Q(t).$ —④

So, $\bar{x} = \bar{K}$ $\quad y = J$

$x = K$

$x = K$

So, it is J-K flip flop.

Full Subtractor using NOR gate only.



$D = A \oplus B \oplus bi$

$B = bi\,(A \odot B) + \bar{A}B$

* Full Subtractor using NAND gate only:

$$\overline{A \cdot \bar{A}B} = \bar{A} + AB = \bar{A}B$$
$$= \overline{A\bar{B}}$$



$D = A \oplus B \oplus b_i$

$B = b_i(A \oplus B) + \bar{A}B$

* Full Adder using NOR gate only:



$S = A \oplus B \oplus C_i$

$C_{i+1} = C_i (A \oplus B) + AB$

$S = A \oplus B \oplus C_i$

$C_{i+1} = C_i (A \oplus B) + AB$

* Full adder using NAND gate only



$S = A \oplus B \oplus C_i$

$C = C_i \cdot (A \oplus B) + AB$